



Robert Greene Steme Edward I. Kessler Jorge A. Goldstein David K.S. Cornwell Robert W. Esmond Tracy-Gene G. Durkin Michele A. Cimbala Michael B. Ray Robert E. Sokohl Eric K. Steffe Michael Q. Lee Steven R. Ludwig John M. Covert Linda E. Alcorn Robert C. Millonig Donald J. Featherstone Timothy J. Shea, Jr Michael V. Messinger Judith U. Kim

Patrick E. Garrett Jeffrey T. Helvey Heidi L. Kraus Eldora L. Ellison Thomas C. Fiala Albert L. Ferro Donald R. Banowit Peter A. Jackman Jeffrey S. Weaver Kendrick P. Patterson Vincent L. Capuano Brian J. Del Buono Virgil Lee Beaston Theodore A. Wood Joseph S. Ostroff Frank R. Cottingham Rae Lynn P. Guest Daniel A. Klein

Jason D. Eisenberg Michael D. Specht Andrea J. Kamage Tracy L. Muller Jones Wight LuAnne M. DeSantis Ann E. Summerfield Aric W. Ledford Helene C. Carlson Cynthia M. Bouchez Timothy A. Doyle Gaby L. Longsworth Lori A. Gordon Nicole D. Dretar Ted J. Ebersole Laura A. Vogel Michael J. Mancuso Bryan S. Wade Aaron L. Schwartz

Shannon A. Carroll\* Wesley W. Jones\* Matthew E. Kelley\* Marsha A. Rose+

Registered Patent Agents • Karen R. Markowicz Nancy J. Leith Matthew J. Dowd Katrina Yujian Pei Quach Bryan L. Skelton Robert A. Schwartzman Teresa A. Colella Victoria S. Rutherford Simon J. Elliott Mita Mukherjee

Scott M. Woodhouse Christopher J. Walsh Liliana Di Nola-Baron Peter A. Socarras Jeffrey Mills

Of Counsel Kenneth C. Bass III Marvin C. Guthrie

\*Admitted only in Maryland \* Admitted only in Virginia Practice Limited to Federal Agencies

October 19, 2005

WRITER'S DIRECT NUMBER: (202) 772-8831 INTERNET ADDRESS: JWEAVER@SKGF.COM

Art Unit 2822

Attn: Certification of Corrections Branch

Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Re:

U.S. Utility Patent

Patent No. 6,879,039 B2; Issued: April 12, 2005

For:

**Ball Grid Array Package Substrates with a Modified Central** 

Opening and Method for Making the Same

Sir:

Inventors: Khan et al.
Our Ref: 1875.1640000

Transmitted herewith for appropriate action are the following documents Correction Under 37 C.F.R. § 1.322;

2. Form PTO/SB/44 (15 pages);

- 3. Copy of the original Amendment and Reply Under 37 C.F.R. § 1.111 as filed on April 16, 2003, along with a copy of the postcard date-stamped by the USPTO;
- 4. Copy of the original Form PTO-1449 (20 pages) listing of the cited documents as filed on August 29, 2002, along with a copy of the postcard date-stamped by the USPTO; and
- 5. One (1) Return Postcard;

It is respectfully requested that the attached postcard be stamped with the date of filing of these documents, and that it be returned to our courier. In the event that extensions of time are necessary to prevent abandonment of this patent application, then such extensions of time are hereby petitioned.

Sterne, Kessler, Goldstein & Fox P.L.C.: 1100 New York Avenue, NW: Washington, DC 20005: 202.371.2600 f 202.371.2540: www.skgf.com

Commissioner for Patents October 19, 2005 Page 2

The U.S. Patent and Trademark Office is hereby authorized to charge any fee deficiency, or credit any overpayment, to our Deposit Account No. 19-0036.

Respectfully submitted,

STERNE, KESSLER, GOLDSTEIN & FOX P.L.L.C.

Jeffrey S. Weaver Attorney for Patentees Registration No. 45,608

JSW/BSW/srb Enclosures

455446\_1.DOC



In re patent of:

Khan et al.

Patent. No.: 6,879,039 B2

Issued: April 12, 2005

For: Ball Grid Array Package

Substrates with a Modified Central Opening and Method for

Making the Same

Confirmation No.: 7969

Art Unit: 2822

Examiner: Soward, Ida M.

Atty. Docket: 1875.1640000

# Request for Certificate of Correction Under 37 C.F.R. § 1.322

Attn: Certificate of Correction Branch

Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Sir:

It is hereby requested that a Certificate of Correction under 37 C.F.R. § 1.322 be issued for the above-captioned United States Patent. This Certificate of Correction is being requested due to mistakes which appear in the printed patent. These mistakes were made by the U.S. Patent and Trademark Office.

Specifically, the printed patent contains the following errors for which a Certificate of Correction is respectfully requested:

On page 1, the title, "Ball Grid Array Package Substrates and Method of Making the Same," should read as --Ball Grid Array Package Substrates with a Modified Central Opening and Method for Making the Same--.

4

A copy of the original Amendment and Reply Under 37 C.F.R. § 1.111 as filed on April 16, 2003, along with a copy of the postcard date-stamped by the U.S. Patent and Trademark Office, is enclosed in support of the above correction.

On page 1, the "References Cited" section does not include IDS references submitted on August 29, 2002; and

On page 2 under OTHER PUBLICATIONS, "Kamezos, M., 'An EPBGA Alternative," should read as --Karnezos, M., "An EPBGA Alternative,"--.

A copy of the original Form PTO-1449 (20 pages) listing of the cited documents as filed on August 29, 2002, along with a copy of the postcard date-stamped by the U.S. Patent and Trademark Office, is enclosed in support of this correction.

### Remarks

The above-noted corrections do not involve such changes in the patent as would constitute new matter or would require reexamination.

A completed Form PTO/SB/44 accompanies this request, with the above-noted corrections printed thereon. Accordingly, a Certificate of Correction is believed proper and issuance thereof is respectfully requested.

The Commissioner is hereby authorized to charge any fee deficiency, or credit any overpayment, to our Deposit Account No. 19-0036.

Respectfully submitted,

STERNE, KESSLER, GOLDSTEIN & FOX P.L.L.C.

m d. U -

Jeffrey S. Weaver Attorney for Patentees

Registration No. 45,608

Date: October 19, 2005

1100 New York Avenue, N.W. Washington, D.C. 20005-3934 (202) 371-2600

455140\_1.DOC

40

4

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

(Also Form PTO-1050)

# UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page 1\_ of \_15\_

PATENT NO.

: 6,879,039 B2

APPLICATION NO.:

10/020,207

ISSUE DATE

April 12, 2005

INVENTOR(S)

Reza-Ur Rahman Khan

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On page 1, the title, "Ball Grid Array Package Substrates and Method of Making the Same," should read as --Ball Grid Array Package Substrates with a Modified Central Opening and Method for Making the Same--.

On page 1, in the "References Cited" section, please insert the following references under "U.S. PATENT DOCUMENTS" as cited on the PTO-1449 Form submitted on August 29, 2002:

5,397,921	03/1995	Karnezos
5,474,957	12/1995	Urushima
5,534,467	07/1996	Rostoker
09/984,259		Zhao et al.
09/997,272		Zhao et al.
09/742,366		Khan et al.

On page 1, in the "References Cited" section, please insert the following references under "FOREIGN PATENT DOCUMENTS" as cited on the PTO-1449 Form submitted on August 29, 2002:

EP 0 504 411 B1 06/1998

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Sterne, Kessler, Goldstein & Fox P.L.L.C.

1100 New York Avenue, N.W.

Washington, DC 20005-3934

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

455265\_1.DOC

đ

### (Also Form PTO-1050)

### UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page 2 of 15

PATENT NO.

6,879,039 B2

APPLICATION NO.:

10/020,207

ISSUE DATE

April 12, 2005

INVENTOR(S)

Reza-Ur Rahman Khan

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On page 1, in the "References Cited" section, please insert the following references under "OTHER PUBLICATIONS" as cited on the PTO-1449 Form submitted on August 29, 2002:

Ahn, S.H. and Kwon, Y.S., "Popcorn Phenomena in a Ball Grid Array Package", IEEE Transactions on Components, Packaging, and Manufacturing Technology Part B: Advanced Packaging, IEEE, August 1995, Vol. 18, No. 3, pp. 491-96.

Amkor Electronics, "Amkor BGA Packaging: Taking The World By Storm", Electronic Packaging & Production, Cahners Publishing Company, May 1994, page unknown.

Anderson, L. and Trabucco, B., "Solder Attachment Analysis of Plastic BGA Modules", Surface Mount International Conference, Surface Mount International, August 28-September 1, 1994, San Jose, California, pp. 189-194.

Andrews, M., "Trends in Ball Grid Array Technology," Ball Grid Array National Symposium, March 29-30, 1995, Dallas, Texas, 10 pages.

Attarwala, A.I. Dr. and Stierman, R., "Failure Mode Analysis of a 540 Pin Plastic Ball Grid Array", Surface Mount International Conference, Surface Mount International, August 28-September 1, 1994, San Jose, California, pp. 252-257.

Banerji, K., "Development of the Slightly Larger Than IC Carrier (SLICC), Journal of Surface Mount Technology, July 1994, pp. 21-26.

Bauer, C., Ph.D., "Partitioning and Die Selection Strategies for Cost Effective MCM Designs", Journal of Surface Mount Technology, October 1994, pp. 4-9.

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Sterne, Kessler, Goldstein & Fox P.L.L.C.

1100 New York Avenue, N.W.

Washington, DC 20005-3934

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

455269\_1.DOC

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

(Also Form PTO-1050)

# UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page <u>3</u> of <u>15</u>

PATENT NO. :

: 6,879,039 B2

APPLICATION NO.:

10/020,207

ISSUE DATE

April 12, 2005

INVENTOR(S)

Reza-Ur Rahman Khan

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Bernier, W.E. et al., "BGA vs. QFP: A Summary of Tradeoffs for Selection of High I/O Components", Surface Mount International Conference Proceedings, Surface Mount International, August 28-September 1, 1994, San Jose, California, pp. 181-185.

Burgos, J. et al., "Achieving Accurate Thermal Characterization Using a CFD Code -- A Case Study of Plastic Packages", IEEE Transactions on Components, Packaging, and Manufacturing Technology Part A, IEEE, December 1995, Vol. 18, No. 4, pp. 732-738.

Chadima, M., "Interconnecting Structure Manufacturing Technology," Ball Grid Array National Symposium, Dallas, Texas, March 29-30, 1995.

Chanchani, R. et al., "Mini BGA: Pad and Pitch Ease Die Test and Handling", Advanced Packaging, IHS Publishing Group, May/June 1995, pp.34, 36-37.

Chung, T.C. et al., "Rework of Plastic, Ceramic, and Tape Ball Grid Array Assemblies", Ball Grid Array National Symposium Proceedings, Dallas, Texas, March 29-30, 1995, pp. 1-15.

Cole, M.S. and Caulfield, T. "A Review of Available Ball Grid Array (BGA) Packages", Journal of Surface Mount Technology, Surface Mount Technology Association, January 1996, Vol. 9, pp. 4-11.

Cole, M.S. and Caulfield, T., "Ball Grid Array Packaging", Surface Mount International Conference Proceedings, Surface Mount International, August 28-September 1, 1994, San Jose, California, pp. 147-153.

Dobers, M. and Seyffert, M., "Low Cost MCMs: BGAs Provide a Fine-Pitch Alternative", Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 28, 30 and 32.

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Sterne, Kessler, Goldstein & Fox P.L.L.C.

1100 New York Avenue, N.W.

Washington, DC 20005-3934

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

455301\_1.DOC

•/

4)

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

(Also Form PTO-1050)

# UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page 4 of 15

PATENT NO.

6,879,039 B2

APPLICATION NO.:

10/020,207

ISSUE DATE

April 12, 2005

INVENTOR(S)

Reza-Ur Rahman Khan

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Dody, G. and Burnette, T., "BGA Assembly Process and Rework", Journal of Surface Mount Technology, Surface Mount Technology Association, January 1996, Vol. 9, pp. 39-45.

Edwards, D. et al., "The Effect of Internal Package Delaminations on the Thermal Performance of PQFP, Thermally Enhanced PQFP, LOC and BGA Packages", 45th Electronic Components & Technology Conference, IEEE, May 21-24, 1995, Las Vegas, NV, pp. 285-292.

Ejim, T.L. et al., "Designed Experiment to Determine Attachment Reliability Drivers for PBGA Packages", Journal of Surface Mount Technology, Surface Mount Technology Association, January 1996, Vol. 9, pp. 30-38.

Ewanich, J. et al., "Development of a Tab (TCP) Ball Grid Array Package", Proceedings of the 1995 International Electronics Packaging Conference, San Diego, CA, September 24-27, 1995, pp. 588-594.

Fauser, S. et al, "High Pin-Count PBGA Assembly", Circuits Assembly, February 1995, Vol 6, No. 2, pp. 36-38 and 40.

Fauser, Suzanne et al., "High Pin-Count PBGA Assembly: Solder Defect Failure Modes and Root Cause Analysis", Surface Mount International, Proceedings of The Technical Program, Surface Mount International, August 28-September 1, 1994, San Jose, California, pp. 169-174.

Ferguson, M. "Ensuring High-Yield BGA Assembly", Circuits Assembly, February 1995, Vol. 6, No. 2, pp. 54, 56 and 58.

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Sterne, Kessler, Goldstein & Fox P.L.L.C.

1100 New York Avenue, N.W.

Washington, DC 20005-3934

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

455316\_1.DOC

#### 4)

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

(Also Form PTO-1050)

# UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page 5 of 15

PATENT NO.

6,879,039 B2

APPLICATION NO.:

10/020,207

ISSUE DATE

April 12, 2005

INVENTOR(S)

Reza-Ur Rahman Khan

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Freda, M., "Laminate Technology for IC Packaging", Electronic Packaging & Production, Cahners Publishing Company, October 1995, Vol. 35, No. 11, pp. S4-S5.

Freedman, M., "Package Size and Pin-Out Standardization", Ball Grid Array National Symposium, March 29-30, 1995, 7 pages.

Freyman, B. and Pennisi, R., "Over-molded Plastic Pad Arrary Carriers (OMPAC): A Low Cost, High Interconnect Density IC Packaging Solution for Consumer and Industrial Electronics", 41st Electronic Components & Technology Conference, IEEE, May 11-16, 1991, pp. 176-82.

Freyman, B. et al., "Surface Mount Process Technology for Ball Grid Array Packaging", Surface Mount International Conference Proceedings, Surface Mount International, August 29-September 2, 1993, San Jose, California, pp. 81-85.

Freyman, B. et al., "The Move to Perimeter Plastic BGAs", Surface Mount International Conference Proceedings, San Jose, CA, August 29-31, 1995, pp. 373-382.

Freyman, B., "Trends in Plastic BGA Packaging," Ball Grid Array National Symposium, Dallas, Texas, March 29-30, 1995, 45 pages.

Gilleo, K., "Electronic Polymers: Die Attach and Oriented Z-Axis Films", Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 37-38, 40 and 42.

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Sterne, Kessler, Goldstein & Fox P.L.L.C.

1100 New York Avenue, N.W.

Washington, DC 20005-3934

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

455321\_1.DOC

# UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page 6 of 15

PATENT NO.

: 6,879,039 B2

APPLICATION NO.:

10/020,207

ISSUE DATE

April 12, 2005

INVENTOR(S)

Reza-Ur Rahman Khan

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Guenin, B. et al., "Analysis of a Thermally Enhanced Ball Grid Array Package", IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part A, IEEE Components, Packaging, and Manufacturing Technology Society, December 1995, Vol. 18, No. 4, pp. 749-757.

Hart, C., "Vias in Pads for Coarse and Fine Pitch Ball Grid Arrays", Surface Mount International Conference Proceedings, Surface Mount International, August 28-September 1, 1994, San Jose, California, pp. 203-207.

Hart, C. "Vias in Pads", Circuits Assembly, February 1995, Vol. 6, No. 2, pp. 42, 44-46 and 50.

Hattas, D., "BGAs Face Production Testing: New Package Offers Promise but Must Clear Technology Hurdles.", Advanced Packaging, IHS Publishing Group, Summer 1993, Vol. 2, No. 3, pp. 44-46.

Heitmann, R., "A Direct Attach Evolution: TAB, COB and Flip Chip Assembly Challenges", Advanced Packaging, IHS Publishing Group, July/August 1994, Vol. 3, No. 4, pp. 95-99 and 103.

Hodson, T., "Study Examines BGA Use", Electronic Packaging & Production, March 1993, page unknown.

Holden, H., "The Many Techniques of Small Via Formation for Thin Boards", The Institute for Interconnecting and Packaging Electronic Circuits Ball Grid Array National Symposium, San Diego, CA, January 18-19, 1996, pp. 1-7.

Houghten, J., "New Package Takes On QFPs", Advanced Packaging, IHS Publishing Group, Winter 1993, Vol. 2, No. 1, pp. 38-39.

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Sterne, Kessler, Goldstein & Fox P.L.L.C.

1100 New York Avenue, N.W.

Washington, DC 20005-3934

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

455325\_1.DOC

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

(Also Form PTO-1050)

# UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page 7 of 15

PATENT NO.

41

: 6,879,039 B2

APPLICATION NO.:

10/020,207

ISSUE DATE

April 12, 2005

INVENTOR(S)

Reza-Ur Rahman Khan

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

"How To Give Your BGAs A Better Bottom Line.", Advanced Packaging, IHS Publishing Group, January/February 1995, page unknown.

Huang, W. and Ricks, J.,"Electrical Characterization of PBGA for Communication Applications by Simulation and Measurement", National Electronic Packaging and Production Conference West '95, February 26-March 2, 1995, Anaheim, California, pp. 300-307.

Hundt, M. et al., "Thermal Enhancements of Ball Grid Arrays", National Electronic Packaging and Production Conference West '95, Reed Exhibition Companies, Anaheim, CA, February 25-29, 1996, pp. 702-711.

Hutchins, C.L., "Understanding Grid Array Packages", Surface Mount Technology Magazine, IHS Publishing Group, November 1994, Vol. 8, No. 11, pp. 12-13.

Hwang, J.S., "Reliability of BGA Solder Interconnections", Surface Mount Technology Magazine, IHS Publishing Group, September 1994, Vol. 8, No. 9, pp. 14-15.

Hwang, J.S., "A Hybrid of QFP and BGA Architectures", Surface Mount Technology Magazine, IHS Publishing Group, February 1995, Vol. 9, No. 2, p. 18.

Johnson, R. et al., "A Feasibility Study of of Ball Grid Array Packaging", National Electronic Packaging and Production Conference East '93, Boston, Massachusetts, June 14-17, 1993, pp. 413-422.

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Sterne, Kessler, Goldstein & Fox P.L.L.C.

1100 New York Avenue, N.W.

Washington, DC 20005-3934

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

#### •1

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

(Also Form PTO-1050)

# UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page 8 of 15

PATENT NO.

: 6,879,039 B2

APPLICATION NO.:

10/020,207

ISSUE DATE

April 12, 2005

INVENTOR(S)

Reza-Ur Rahman Khan

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Johnson, R. et al., "Thermal Characterization of 140 and 225 Pin Ball Grid Array Packages", National Electronic Packaging & Production Conference East '93, Boston, Massachusetts, June 14-17, 1993, pp. 423-430.

Johnston, P., "Land Pattern Interconnectivity Schemes", Ball Grid Array National Symposium, Dallas, Texas, March 29-30, 1995, pages 2-21.

Johnston, P. "Printed Circuit Board Design Guidelines for Ball Grid Array Packages", Journal of Surface Mount Technology, Surface Mount Technology Association, January 1996, Vol. 9, pp. 12-18.

Kawahara, T. et al., "Ball Grid Array Type Package By Using of New Encapsulation Method", Proceedings of the 1995 International Electronics Packaging Conference, San Diego, CA, September 24-27, 1995, pp. 577-587.

Knickerbocker, J.U. and Cole, M.S., "Ceramic BGA: A Packaging Alternative", Advanced Packaging, IHS Publishing Group, January/February 1995, Vol. 4, No. 1, pp. 20, 22 and 25.

Kromann, G., et al., "A Hi-Density C4/CBGA Interconnect Technology for a CMOS Microprocessor", National Electronic Packaging and Production Conference West '95, IEEE, February 26-March 2, 1995, Anaheim, California, pp. 1523-1529.

Kunkle, R., "Discrete Wiring for Array Packages", Ball Grid Array National Symposium, Dallas, Texas, March 29-30, 1995, 9 pages.

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Sterne, Kessler, Goldstein & Fox P.L.L.C.

1100 New York Avenue, N.W.

Washington, DC 20005-3934

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

455345\_1.DOC /

### UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page 9 of 15

PATENT NO.

: 6,879,039 B2

APPLICATION NO.:

10/020,207

ISSUE DATE

April 12, 2005

INVENTOR(S)

Reza-Ur Rahman Khan

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Lall, B. et al, "Methodology for Thermal Evaluation of Multichip Modules", IEEE Transactions on Components, Packaging, and Manufacturing Technology Part A, IEEE, December 1995, Vol. 18, No. 4, pp. 758-764.

Lasance, C. et al., "Thermal Characterization of Electronic Devices with Boundary Condition Independent Compact Models", IEEE Transactions on Components, Packaging, and Manufacturing Technology Part A, IEEE Components, Packaging, and Manufacturing Technology Society, December 1995, Vol. 18, No. 4, pp. 723-731.

Lau, J., "Ball Grid Array Technology", McGraw Hill Inc., 1995, entire book submitted.

Lau, J. et al., "No Clean Mass Reflow of Large Plastic Ball Grid Array Packages", Circuit World, Wela Publications Ltd., Vol. 20, No. 3, March 1994, pp.15-22.

"Literature Review", Special Supplement to Electronic Packaging & Production, February 1995, Cahners Publication, 10 pages.

LSI LOGIC Package Selector Guide, Second Edition, LSI Logic Corporation, 1994-1995, entire document submitted.

"LTCC MCMs Lead to Ceramic BGAs," Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 14-15.

Mak, Dr. W.C. et al., "Increased SOIC Power Dissipation Capability Through Board Design and Finite Element Modeling", Journal of Surface Mount Technology, Surface Mount International, October 1994, pp. 33-41.

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Sterne, Kessler, Goldstein & Fox P.L.L.C.

1100 New York Avenue, N.W.

Washington, DC 20005-3934

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

### UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page 10 of 15

(Also Form PTO-1050)

PATENT NO.

: 6,879,039 B2

APPLICATION NO.:

10/020,207

ISSUE DATE

April 12, 2005

INVENTOR(S)

Reza-Ur Rahman Khan

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Marrs, R.C. and Olachea, G., "BGAs For MCMs: Changing Markets and Product Functionality", Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 48, 50, and 52.

Matthew, L.C. et al., "Area Array Packaging: KGD in a Chip-Sized Package", Advanced Packaging, IHS Publishing Group, July/August 1994, pp. 91-94.

Mawer, A. et al., "Plastic BGA Solder Joint Reliability Considerations", Surface Mount International Conference Proceedings, Surface Mount International, August 28-September 1, 1994, San Jose, California, pp. 239-251.

Mazzullo, T. and Schaertl, L., "How IC Packages Affect PCB Design", Surface Mount Technology Magazine, February 1995, Vol. 9, No. 2, pp. 114-116.

Mearig, J., "An Overview of Manufacturing BGA Technology", National Electronic Packaging and Production Conference West '95, February 26-March 2, 1995, Anaheim, California, pp. 295-299.

Mertol, A., "Application of the Taguchi Method on the Robust Design of Molded 225 Plastic Ball Grid Array Packages", IEEE Transactions on Components, Packaging, and Manufacturing Technology Part B: Advanced Packaging, IEEE, November 1995, Vol. 18, No. 4, pp. 734-743.

Mescher, P. and Phelan, G., "A Practical Comparison of Surface Mount Assembly for Ball Grid Array Components", Surface Mount International Conference Proceedings, Surface Mount International, August 28-September 1, 1994, San Jose, California, pp. 164-168.

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Sterne, Kessler, Goldstein & Fox P.L.L.C.

1100 New York Avenue, N.W.

Washington, DC 20005-3934

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

(Also Form PTO-1050)

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

### UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page 11 of 15

PATENT NO.

: 6,879,039 B2

APPLICATION NO.:

10/020,207

ISSUE DATE

April 12, 2005

INVENTOR(S)

Reza-Ur Rahman Khan

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Mulgaonker, S. et al., "An Assessment of the Thermal Performance of the PBGA Family", Eleventh Annual IEEE Semiconductor Thermal Measurement and Management Symposium, IEEE, San Jose, CA, February 7-9, 1995, pp. 17-27.

"New PBGA Pushes Technology to Outer Limits", Advanced Packaging, IHS Publishing Group, January/February 1995, page 11.

Olachea, G., "Managing Heat: A Focus on Power IC Packaging", Electronic Packaging & Production (Special Supplement), Cahners Publishing Company, November 1994, pp. 26-28.

"Pad Array Improves Density", Electronic Packaging & Production, Cahners Publishing Company, May 1992, pp. 25-26.

Partridge, J. and Viswanadham, P., "Organic Carrier Requirements for Flip Chip Assemblies", Journal of Surface Mount Technology, Surface Mount Technology Association, July 1994, pp. 15-20.

Ramirez, C. and Fauser, S., "Fatigue Life Comparison of The Perimeter and Full Plastic Ball Grid Array", Surface Mount International Conference Proceedings, Surface Mount International, August 28-September 1, 1994, San Jose, California, pp. 258-266.

Rogren, P., "MCM-L Built on Ball Grid Array Formats", National Electronic Packaging and Production Conference West '94, Anaheim, California, pp. 1277-1282.

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Sterne, Kessler, Goldstein & Fox P.L.L.C.

1100 New York Avenue, N.W.

Washington, DC 20005-3934

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

455349\_1.DOC

# UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page 12 of 15

PATENT NO.

: 6,879,039 B2

APPLICATION NO.:

10/020,207

ISSUE DATE

April 12, 2005

INVENTOR(S)

Reza-Ur Rahman Khan

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Rooks, S., "X-Ray Inspection of Flip Chip Attach Using Digital Tomosynthesis", Surface Mount International, Proceedings of The Technical Program, August 28-September 1, 1994, San Jose, California, pp. 195-202.

Rukavina, J., "Attachment Methodologies: Ball Grid Array Technology", Ball Grid Array National Symposium, Dallas, Texas, March 29-30, 1995, 37 pages.

Sack, T., "Inspection Technology", Ball Grid Array National Symposium, Dallas, Texas, March 29-30, 1995, pages 1-41.

Sakaguchi, H., "BGA Mounting Technology," pgs. 1-4, date and source unknown.

Schmolze, C. and Fraser, A., "SPICE Modeling Helps Enhance BGA Performance", Electronic Packaging & Production, January 1995, pp. 50-52.

Semiconductor Group Package Outlines Reference Guide, Texas Instruments, 1995, entire document submitted.

Shimizu, J., "Plastic Ball Grid Array Coplanrity", Surface Mount International Conference, San Jose, California, August 31-September 2, 1993, pp. 86-91.

Sigliano, R., "Using BGA Packages: An Appealing Technology in a QFP and Fine-Pitch Market", Advanced Packaging, IHS Publishing Group, March/April 1994, pp. 36-39.

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Sterne, Kessler, Goldstein & Fox P.L.L.C.

1100 New York Avenue, N.W.

Washington, DC 20005-3934

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this formation officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

# UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page 13 of 15

PATENT NO.

6,879,039 B2

APPLICATION NO.:

10/020,207

ISSUE DATE

April 12, 2005

INVENTOR(S)

Reza-Ur Rahman Khan

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Sirois, L., "Dispensing for BGA: Automated Liquid Dispensing in a High-Density Environment", Advanced Packaging, IHS Publishing Group, May/June 1995, pp. 38 and 41.

Solberg, V., "Interconnection Structure Preparation: Impact of Material Handling and PCB Surface Finish on SMT Assembly Process Yield", Ball Grid Array National Symposium, Dallas, Texas, March 29-30, 1995, 10 pages.

"Survival of the Fittest", Advanced Packaging, IHS Publishing Group, March/April 1995, page unknown.

Tuck, J., "BGA Technology Branches Out", Circuits Assembly, February 1995, Vol. 6, No. 2, pp. 24, 26, and 28.

"Tutorial and Short Courses", 45th Electronic Components & Technology Conference, May 21-24, 1995, Las Vegas, Nevada, IEEE, 6 pages.

Vardaman, E. J. and Crowley, R.T., "Worldwide Trends In Ball Grid Array Developments", National Electronic Packaging and Production Conference West '96, Reed Exhibition Companies, Anaheim, CA, February 25-29, 1996, pp. 699-701.

Walshak, D. and Hashemi, H., "Thermal Modeling of a Multichip BGA Package", National Electronic Packaging and Production Conference West '94, Reed Exhibition Companies, Anaheim, California, February 27-March 4, 1994, pp. 1266-1276.

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Sterne, Kessler, Goldstein & Fox P.L.L.C.

1100 New York Avenue, N.W.

Washington, DC 20005-3934

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

455353 1.DOC

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

(Also Form PTO-1050)

# UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page 14 of 15

PATENT NO.

6,879,039 B2

APPLICATION NO.:

10/020,207

ISSUE DATE

April 12, 2005

INVENTOR(S)

Reza-Ur Rahman Khan

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Walshak, D. and Hashemi, H., "BGA Technology: Current and Future Direction for Plastic, Ceramic and Tape BGAs", Surface Mount International Conference Proceedings, Surface Mount International, August 28-September 1, 1994, San Jose, California, pp. 157-163.

Xie, H. et al., "Thermal Solutions to Pentium Processors in TCP in Notebooks and Sub-Notebooks", 45th Electronic Components & Technology Conference, IEEE, Las Vegas, NV, May 21-24, 1995, pp. 201-210.

Yip, W.Y., "Package Characterization of a 313 Pin BGA", National Electronic Packaging and Production Conference West '95, Reed Exhibition Companies, February 26-March 2, 1995, Anaheim, California, pp. 1530-1541.

Zamborsky, E., "BGAs in the Assembly Process", Circuits Assembly, February 1995, Vol. 6, No. 2, pp. 60, 62-64.

Zimerman, M., "High Performance BGA Molded Packages for MCM Application", Surface Mount International Conference Proceedings, Surface Mount International, August 28-September 1, 1994, San Jose, California, pp. 175-180.

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Sterne, Kessler, Goldstein & Fox P.L.L.C.

1100 New York Avenue, N.W.

Washington, DC 20005-3934

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

455356\_1.DOC

# UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page 15 of 15

PATENT NO.

6,879,039 B2

APPLICATION NO.:

10/020,207

ISSUE DATE

April 12, 2005

INVENTOR(S)

Reza-Ur Rahman Khan

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Zweig, G., "BGAs: Inspect the Process, Not the Product", Electronic Packaging & Production (Special Supplement), Cahners Publishing Company, August 1994 (Supplement), p. 41.

Houghten, J.L., "Plastic Ball-Grid Arrays Continue To Evolve", Electronic Design, February 6, 1995, pp. 141-146.

Marrs, R. et al., "Recent Technology Breakthroughs Achieved with the New SuperBGA® Package", 1995 International Electronics Packaging Conference, San Diego, California, September 24-27, 1995, pp. 565-576.

Hayden, T.F. et al., "Thermal & Electrical Performance and Reliability Results for Cavity-Up Enhanced BGAs", Electronic Components and Technology Conference, IEEE, 1999, pp. 638-644.

Thompson, T., "Reliability Assessment of a Thin (Flex) BGA Using a Polyimide Tape Substrate", International Electronics Manufacturing Technology Symposium, IEEE, 1999, pp. 207-213.

On page 2 under OTHER PUBLICATIONS, "Kamezos, M., 'An EPBGA Alternative," should read as --Karnezos, M., "An EPBGA Alternative,"--.

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Sterne, Kessler, Goldstein & Fox P.L.L.C.

1100 New York Avenue, N.W.

Washington, DC 20005-3934

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

455359\_1.DOC



Due Date: April 16, 2003

Art Unit: 2822

Examiner: Soward, Ida M.

**Docket:** 1875.1640000

DECARE DECARE

December 18, 2001 Atty: RES/JSW

Ball Grid Array Package Substrates with a Modified Central Opening and Method for

Making the Same (as amended)

When receipt stamp is placed hereon, the USPTO acknowledges receipt of the following documents:

1. SKGF Cover letter;

Application No.:

Applicant:

Filed:

For:

2. PTO Fee Transmittal (Form PTO/SB/17);

3. Amendment and Reply Under 37 C.F.R. § 1.111;

Khan et al.

10/020,207

4. Form PTO-2038 Credit Card Payment Form for \$546.00 to cover: \$378.00 fee for claims in excess of 20; and \$168.00 fee for independent claims in excess of 3; and

Return postcard.

APR 1 6 2003 E

Please Date Stamp And Return To Our Courier

SKGF\_DC1:123866.1



In re application of:

Khan et al.

Appl. No. 10/020,207

Filed: December 18, 2001

For:

**Ball Grid Array Package** Substrates with a Modified Central Opening and Method for Making the Same (as amended)

Confirmation No.: 7969

Art Unit:

2822

Examiner:

Soward, Ida M.

Atty. Docket: 1875.1640000

### Amendment And Reply Under 37 C.F.R. § 1.111

Commissioner for Patents Washington, D.C. 20231

Sir:

In reply to the Office Action dated January 16, 2003, (PTO Prosecution File Wrapper Paper No. 7), Applicants submit the following Amendment and Remarks. This Amendment is provided in the following format:

- (A) A clean version of each replacement paragraph/section/claim along with clear instructions for entry;
- (B) Starting on a separate page, appropriate remarks and arguments. 37 C.F.R. § 1.121 and MPEP 714; and
- (C) Starting on a separate page, a marked-up version entitled: "Version with markings to show changes made."

It is not believed that extensions of time or fees for net addition of claims are required beyond those that may otherwise be provided for in documents accompanying this paper. However, if additional extensions of time are necessary to prevent

abandonment of this application, then such extensions of time are hereby petitioned under 37 C.F.R. § 1.136(a), and any fees required therefor (including fees for net addition of claims) are hereby authorized to be charged to our Deposit Account No. 19-0036.

### Amendments

#### In the Title:

Kindly change the title from "Ball Grid Array Package Substrates and Method for Making the Same" to --Ball Grid Array Package Substrates with a Modified Central Opening and Method for Making the Same--.

### In the Claims:

Please substitute the following claim 1, 2, 8-10, 13-15, 18, 19, 22, and 25 for the pending claim 1, 2, 8-10, 13-15, 18, 19, 22, and 25:

1. (Amended) A substrate in an integrated circuit (IC) package, comprising:

opposing first and second surfaces, wherein one of said first and said second surfaces has a plurality of solder ball contacts pads formed thereon, wherein said first surface has a central opening,

wherein said central opening has an edge,

wherein said edge includes at least one protruding edge portion that extends into said central opening,

whereby said at least one protruding edge portion provides a shorter distance between a trace on said first surface and an IC die relative to a distance between the trace and the IC die when said at least one protruding edge portion is not present.

- 2. (Amended) The substrate of claim 1, wherein the substrate is capable of being coupled to a surface of a stiffener that has a central bondable ring, wherein said at least one protruding edge portion is configured to extend across a portion of the central bondable ring when the substrate is coupled to the stiffener surface.
- 8. (Amended) A substrate in an integrated circuit (IC) package, comprising:

opposing first and second surfaces, wherein one of said first and said second surfaces has a plurality of solder ball contacts pads formed thereon, wherein said first surface has a central opening,

wherein said central opening has an edge,

wherein said edge includes at least one recessed edge portion,

whereby said at least one recessed edge portion provides access to a portion of a surface of a stiffener attached to the substrate relative to when the at least one recessed edge portion is not present.

- 9. (Amended) The substrate of claim 8, wherein the substrate is capable of being coupled to a surface of a stiffener that has a central bondable ring, wherein said at least one recessed edge portion is configured to expose a portion of the central bondable ring when the substrate is coupled to the stiffener surface.
- 10. (Amended) The substrate of claim 9, wherein said at least one recessed edge portion is configured to allow a corresponding bond wire to couple an IC die mounted on said surface of said stiffener to said central bondable ring.
- 13. (Amended) A substrate in an integrated circuit (IC) package, comprising:

opposing first and second surfaces, wherein one of said first and said second surfaces has a plurality of solder ball contacts pads formed thereon, wherein said first surface has a central opening,

wherein said central opening has an edge,

wherein said first surface includes at least one hole proximate to said edge,

whereby said at least one hole proximate to said edge provides access to a portion of a surface of a stiffener attached to the substrate relative to when the at least one hole proximate to said edge is not present.

14. (Amended) The substrate of claim 13, wherein the substrate is capable of being coupled to a surface of a stiffener that has a central bondable ring, wherein said

at least one hole is configured to expose a portion of the central bondable ring when the substrate is coupled to the stiffener surface.

- 15. (Amended) The substrate of claim 14, wherein said at least one hole is configured to allow a corresponding bond wire to couple an IC die mounted on said surface of said stiffener to the exposed portion of the central bondable ring.
- 18. (Amended) A substrate in an integrated circuit (IC) package, comprising:

opposing first and second surfaces, wherein one of said first and said second surfaces has a plurality of solder ball contacts pads formed thereon, wherein said first surface of the substrate has a central opening, wherein said central opening has an edge;

a first trace on said first surface of the substrate proximate to a first portion of said edge;

a second trace on said first surface of the substrate proximate to a second portion of said edge;

wherein the substrate is capable of being coupled to a surface of a stiffener that has a central bondable ring, wherein said first portion of said edge is configured to cover a first portion of the central bondable ring when the substrate is coupled to the surface of the stiffener, and said second portion of said edge is configured to expose a second portion of the central bondable ring when the substrate is coupled to the surface of the stiffener;

whereby said first portion of said edge allows for a shorter distance between said first trace and an IC die relative a distance between said second trace and the IC die.

- 19. (Amended) The substrate of claim 18, wherein said second portion of said edge is configured to allow a wire to couple an IC die to the second portion of the central bondable ring.
  - 22. (Amended) An integrated circuit (IC) package, comprising:

a substrate that has opposing first and second surfaces, wherein one of said first and said second surfaces has a plurality of solder ball contact pads formed thereon, wherein said first surface has a central opening;

a stiffener that has a first surface, wherein said first surface of said stiffener has a central bondable ring, wherein said first surface of said stiffener is attached to said substrate;

wherein said central opening has an edge, wherein said edge includes at least one of:

- (a) a protruding edge portion that extends across at least a portion of said central ground ring,
- (b) a recessed edge portion that exposes a portion of said central ground ring,
   or
- (c) a hole proximate to said edge, wherein the hole exposes a portion of said central ground ring.

25.,(Amended) The IC package of claim 22, wherein said first surface of said stiffener has a central cavity that coincides with said central opening of said substrate, wherein said central bondable ring surrounds said central cavity.

Please add the following claims:

- 31. (New) The substrate of claim 2, wherein the central bondable ring is a ground ring or a power ring.
- 32. (New) The substrate of claim 9, wherein the central bondable ring is a ground ring or a power ring.
- 33. (New) The substrate of claim 14, wherein the central bondable ring is a ground ring or a power ring.
- 34. (New) The substrate of claim 18, wherein the central bondable ring is a ground ring or a power ring.
- 35. (New) The IC package of claim 22, wherein said central bondable ring is a ground ring or a power ring.
  - 36. (New) An integrated circuit (IC) package, comprising:

a stiffener that has a first surface, wherein said first surface of said stiffener has a central bondable ring;

an IC die mounted to said first surface of said stiffener within said central bondable ring; and

a substrate that has opposing first and second surfaces, wherein said first surface of said substrate has a plurality of solder ball contact pads formed thereon, wherein said first surface of said stiffener is attached to said second surface of said substrate, wherein said substrate has a central opening that is open at said first and said second surfaces of said substrate, wherein the central opening accommodates said IC die;

wherein said central opening has an edge, wherein said edge has a protruding edge portion that extends across a portion of said central bondable ring, wherein a trace on said first surface of said substrate extends into said protruding edge portion;

whereby said protruding edge portion provides a shorter distance between said trace and said IC die relative a distance between said trace and said IC die when said protruding edge portion is not present.

- 37. (New) The IC package of claim 36, further comprising: a bond wire that couples a pin of said IC die to said trace.
- 38. (New) The IC package of claim 36, further comprising: a bond wire that couples a pin of said IC die to said central bondable ring.
- 39. (New) An integrated circuit (IC) package, comprising:

a stiffener that has a first surface, wherein said first surface of said stiffener has a central bondable ring;

an IC die mounted to said first surface of said stiffener within said central bondable ring;

a substrate that has opposing first and second surfaces, wherein said first surface of said substrate has a plurality of solder ball contact pads formed thereon, wherein said first surface of said stiffener is attached to said second surface of said substrate, wherein said substrate has a central opening that is open at said first and said second surfaces of said substrate, wherein said central opening accommodates said IC die; and

wherein said central opening has an edge, wherein said edge has a recessed edge portion that exposes a portion of said central bondable ring;

whereby said recessed edge portion provides access to a portion of said central bondable ring that would not be accessible when the recessed edge portion is not present.

40. (New) The IC package of claim 39, further comprising:

a bond wire that couples a pin of said IC die to a trace on said first surface of said substrate proximate to said edge.

41. (New) The IC package of claim 39, further comprising:

a bond wire that couples a pin of said IC die to said portion of central bondable ring exposed by said recessed edge portion.

42. (New) An integrated circuit (IC) package, comprising:

a stiffener that has a first surface, wherein said first surface of said stiffener has a central bondable ring;

an IC die mounted to said first surface of said stiffener within said central bondable ring; and

a substrate that has opposing first and second surfaces, wherein said first surface of said substrate has a plurality of solder ball contact pads formed thereon, wherein said first surface of said stiffener is attached to said second surface of said substrate, wherein said substrate has a central opening that is open at said first surface and said second surface of said substrate, wherein said central opening accommodates said IC die, wherein said first surface of said substrate has a hole proximate to an edge of said central opening;

wherein said hole exposes a portion of said central bondable ring;
whereby said hole provides access to said portion of said central bondable ring

that would not be accessible when said hole is not present.

43. (New) The IC package of claim 42, further comprising:

a bond wire that couples a pin of said IC die to a trace on said first surface of said substrate proximate to said edge.

44. (New) The IC package of claim 42, further comprising:

a bond wire that couples a pin of said IC die to said portion of central bondable ring through said hole.

- 45. (New) The substrate of claim 2, wherein said plurality of solder ball contact pads are on said first surface of the substrate.
- 46. (New) The substrate of claim 2, wherein said plurality of solder ball contact pads are on said second surface of the substrate.
- 47. (New) The substrate of claim 9, wherein said plurality of solder ball contact pads are on said first surface of the substrate.
- 48. (New) The substrate of claim 9, wherein said plurality of solder ball contact pads are on said second surface of the substrate.
- 49. (New) The substrate of claim 14, wherein said plurality of solder ball contact pads are on said first surface of the substrate.
- 50. (New) The substrate of claim 14, wherein said plurality of solder ball contact pads are on said second surface of the substrate.
- 51. (New) The substrate of claim 18, wherein said plurality of solder ball contact pads are on said first surface of the substrate.
- 52. (New) The substrate of claim 18, wherein said plurality of solder ball contact pads are on said second surface of the substrate.

- 53. (New) The substrate of claim 22, wherein said plurality of solder ball contact pads are on said first surface of the substrate.
- 54. (New) The substrate of claim 22, wherein said plurality of solder ball contact pads are on said second surface of the substrate.

### Remarks

Reconsideration of this Application is respectfully requested.

Upon entry of the foregoing amendment, claims 1-27 and 31-54 are pending in the application, with 1, 8, 13, 18, 22, 36, 39, and 42 being the independent claims.

Claims 1, 2, 8-10, 13-15, 18, 19, 22, and 25 are sought to be amended. The amendments to claims 1, 2, 8-10, 13-15, 18, 19, 22, and 25 are made to more particularly claim the present invention, not to amend around cited art, and are thus not intended to limit the range of any equivalents. New claims 31-54 are sought to be added. These changes are believed to introduce no new matter, and their entry is respectfully requested.

Based on the above amendment and the following remarks, Applicants respectfully request that the Examiner reconsider all outstanding objections and rejections and that they be withdrawn.

#### Examiner Interview

Applicants would like to thank Examiner Soward for the courteous Examiner Interview conducted at the U.S. Patent and Trademark Office on April 2, 2003, with Applicants' representative Jeffrey S. Weaver, Reg. No. 45,608.

### Objection to the Title

The Examiner has objected to the current title of the application and required

Applicants to revise it. Applicants have amended the title to better reflect the claimed

invention. Accordingly, Applicants respectfully request that the Examiner reconsider and withdraw this objection.

### Rejections under 35 U.S.C. § 102

Claims 1-8, 13, 16, and 17 have been rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent No. 6,020,637 to Karnezos (hereinafter Karnezos). Applicants respectfully traverse the rejection, and request that it be withdrawn.

Technical differences exist between Karnezos and the present invention.

Independent claims 1, 8, and 13 of the present invention relate to substrates in integrated circuit (IC) packages. Claims 1, 8, and 13, as amended, each recite that the substrate has opposing first and second surfaces, that one of the first and second surfaces has a plurality of solder ball contacts pads formed thereon, wherein the first surface has a central opening, and the central opening has an edge.

Independent claim 1 recites the edge including at least one protruding edge portion that extends into the central opening. Independent claim 8 recites the edge including at least one recessed edge portion. Independent claim 13 recites the first surface of the substrate including at least one hole proximate to the edge of the central opening. Karnezos does not teach or even suggest these features of independent claims 1, 8, and 13.

Accordingly, Applicants respectfully submit that independent claims 1, 8, and 13 are patentable over Karnezos, for at least these reasons. Furthermore, new independent claims 36, 39, and 42 are patentable over Karnezos for at least the same reasons. Claims 2-7, 16, 17, and new claims 31, 37, 38, 40, 41, and 43-46, which depend therefrom, are

also patentable for at least these reasons, and further in view of their own features.

Applicants therefore request that the Examiner reconsider and withdraw the rejection of these claims.

### Rejections under 35 U.S.C. § 103

Claims 9-12, 14, 15, and 18-27 have been rejected under 35 U.S.C. 103(a) as being unpatentable over Karnezos in view of U.S. Publication No. 2002/0072214 A1 to Yazawa *et al.* (hereinafter Yazawa). Applicants respectfully traverse the rejection, and request that it be withdrawn.

For at least the reasons described above, claims 1-8, 13, 16, and 17 are patentable over Karnezos. Furthermore, Applicants assert that Yazawa does not supply the missing teachings. Thus, claims 9-12, 14, and 15, and new claims 32, 33, and 47-50, which depend from claims 9 and 14, are also patentable over Karnezos and Yazawa, alone or in combination, for at least these reasons, and further in view of their own features.

Furthermore, Applicants assert that independent claim 22 is patentable over Karnezos and Yazawa, alone or in combination, for at least the reasons described above relating to independent claims 1, 8, and 13, and further in view of its own features. Claims 23-27, and new claims 35, 53, and 54, which depend from claim 22, are also patentable over Karnezos and Yazawa, alone or in combination, for at least these reasons, and further in view of their own features.

Technical differences exist between claim 18 of the present invention, and Karnezos and/or Yazawa. Independent claim 18 relates to a substrate in an integrated circuit (IC) package. As recited in claim 18, one of opposing first and second surfaces of

the substrate has a plurality of solder ball contacts pads formed thereon. As further recited in claim 18, the first surface of the substrate has a central opening, and the central opening has an edge. As further recited in claim 18, a first portion of the edge is configured to cover a first portion of a central bondable ring of a stiffener when the substrate is coupled to the surface of the stiffener, and a second portion of the edge is configured to expose a second portion of the central bondable ring when the substrate is coupled to the surface of the stiffener. Karnezos, alone or in combination with Yazawa, does not teach or even suggest this feature of independent claim 18.

Accordingly, Applicants respectfully submit that independent claim 18 is patentable over Karnezos and Yazawa, alone or in combination, for at least these reasons. Claims 19-21, and new claims 34, 51, and 52, which depend from claim 18, are also patentable for at least these reasons, and further in view of their own features.

Applicants therefore request that the Examiner reconsider and withdraw the rejection of claims 9-12, 14, 15, and 18-27.

## **Conclusion**

All of the stated grounds of objection and rejection have been properly traversed, accommodated, or rendered moot. Applicants therefore respectfully request that the Examiner reconsider all presently outstanding objections and rejections and that they be withdrawn. Applicants believe that a full and complete reply has been made to the outstanding Office Action and, as such, the present application is in condition for allowance. If the Examiner believes, for any reason, that personal communication will

expedite prosecution of this application, the Examiner is invited to telephone the undersigned at the number provided.

Prompt and favorable consideration of this Amendment and Reply is respectfully requested.

Respectfully submitted,

STERNE, KESSLER, GOLDSTEIN & FOX P.L.L.C.

Jeffrey S. Weaver

Attorney for Applicants Registration No. 45,608

May do h

Date: 4-16-03

1100 New York Avenue, N.W. Suite 600 Washington, D.C. 20005-3934 (202) 371-2600

::ODMA\MHODMA\SKGF\_DC1;123801;1

SKGF: Rev. 4/9/02



Applicant: Khan et al. **Due Date:** N/A

Art Unit: 2811

Application No.: 10/020,207 Examiner:

To Be Assigned

Filed: December 18, 2001 Docket:

1875.1640000

Atty:

**JSW** 

For: Ball Grid Array Package Substrates and Method of Making the Same

When receipt stamp is placed hereon, the USPTO acknowledges receipt of the following documents: 1.

SKGF Cover Sheet;

Information Disclosure Statement (IDS); 2.

A listing of the cited documents on Form PTO-1449 (20 pages); 3. 4.

Copies of the one hundred five (105) documents listed on the Form PTO-1449; and

One (1) return postcard.

Please Date Stamp And Return To Our Courier

FORM PTO-1449 OCT 19 2005 W

ATTY. DOCKET NO. 1875.1640000 APPLICATION NO. 10/020,207

APPLICANT Khan *et al*.

	INFORMAT	ION D	ISCLOSURE STAT	EMENT	<del></del>	KI	nan <i>et al</i> .				
			\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	W& TF	ADEMART		LING DATE ecember 18, 2001		GROUF 2811	•	
		,			U.S. P	ATE	IT DOCUMENTS				
EXAMINER INITIAL			OCUMENT JMBER	DAT	E .	NAM	ME	СІ	ASS.	SUB- CLASS	FILING DATE
	AA1		197,921	03/1	995	Karı	nezos	25	7	779	
	AB1	5,4	74,957	12/1	995	Urus	shima	43	7	209	
	AC1	5,5	34,467	07/1	996	Ros	toker	43	7	209	
	AD1	09/	984,259			Zha	o et al.				10/29/2001
	AE1	09/	997,272			Zha	o et al.				11/30/2001
	. AF1	09/	742,366			Kha	n et al.			_	12/22/2000
	AG1										·
	AH1			i							
	Al1										
					FOREIGN	PAT	ENT DOCUMENTS				
EXAMINER INITIAL		DO	CUMENT NUM	BER	DATE		COUNTRY	CL	ASS	SUB- CLASS	TRANSLATION
	AJ1	EP	0 504 411 B1		06/1998		EPO	Но	1L	23/04	Ye N
	AK1	·									Ye.
	AL1										Ye:
-1	AM1										Yes
			OTHE	R (In	cluding Auth	or, T	itle, Date, Pertinent Pag	es, etc.)			
	AN	1	Transaction	s on	Componen	ts, P	corn Phenomena in a ackaging, and Manufa Vol. 18, No. 3, pp. 49	acturing T			
	AO	1					Packaging: Taking Th g Company, May 199				onic Packaging
	AP	1		natio	nal Confere	ence	'Solder Attachment A , Surface Mount Inter 4.				
	AQ	1					d Array Technology," is, 10 pages.	Ball Grid	Array	National Sy	mposium,
	AR	1	Array", Surf	ace N	1ount Inter	natio	, R., "Failure Mode Aronal Conference, Surfalifornia, pp. 252-257	ace Moun			
EXAMINER		<u> </u>	1					DATE	CONS	IDERED	
								<u> </u>			

**EXAMINER**: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

								TTY. DOCKET NO. 875.1640000			ICATION N 20,207	0.
	,	•	FORM	PTO-1449				PPLICANT	-	-		
	INI	ORMATI	ON-D:	ISCLOSURE STA	TEME	NT		han <i>et al.</i> ILING DATE		Tanar		
								ecember 18, 2001		GROU 2811		
						U.S. P	ATE	IT DOCUMENTS				
	EXAMINER INITIAL	i		OCUMENT JMBER	DAT	E	NAI	ME		CLASS	SUB- CLASS	FILING DATE
		AA2	1					<del> </del>		<del></del>	00.00	<del>                                     </del>
		AB2										
		AC2						***************************************				
		AD2										
		AE2										
		AF2	$\bot$		<u> </u>							
1		AG2	_									
I	<del></del>	AH2					<u> </u>					
I		AI2		*	<u> </u>		<u> </u>					
I						FOREIGN	PAT	ENT DOCUMENTS				
	EXAMINER INITIAL		DC	CUMENT NUMI	3ER	DATE		COUNTRY		CLASS	SUB- CLASS	TRANSLATION
l		AJ2										Yes
ŀ		AK2	+							-		Yes
ŀ		AL2	+									Yes
ŀ	· · · · · · · · · · · · · · · · · · ·	A \$ 40	-		··· -						-	No
l		AM2	1			:						Yes
				OTHE	R (Inc	cluding Auth	or, T	itle, Date, Pertinent P	ages, etc.)		<u> </u>	<u> </u>
		AN	2	Banerji, K., Mount Tech	"Dev nolog	elopment o	of the 94, p	e Slightly Larger Tha p. 21-26.	an IC Carr	ier (SLIC	CC), Journa	al of Surface
		AO	<u>2</u>	Bauer, C., P Journal of S	h.D., urfac	"Partitioni e Mount To	ng ar echn	nd Die Selection Str ology, October 1994	ategies fo 4, pp. 4-9	r Cost E	ffective MC	CM Designs",
		АР	<u>2</u>	Bernier, W.I Components Internationa	E. et a s", Su il, Au	al., "BGA v urface Mou gust 28-Se	s. QF nt In ptem	P: A Summary of T ternational Conferent ber1, 1994, San Jo	radeoffs f nce Proce se, Califor	or Selec edings, nia, pp.	tion of Higl Surface Mo 181-185.	h I/O bunt
		AQ	<u>2</u>	Burgos, J. e Study of Pla Technology	t al., stic P Part	"Achieving Packages", A, IEEE, De	Accı IEEE ecem	irate Thermal Chara Transactions on Co ber 1995, Vol. 18, I	acterizatio emponent No. 4, pp.	n Using s, Packa 732-73	a CFD Cod ging, and N 8.	e A Case Manufacturing
		AR	2	Chadima, M. Symposium,	., "In Dalla	terconnect as, Texas, I	ing S Marc	tructure Manufactu h 29-30, 1995.	ring Tech	nology,"	Ball Grid A	rray National
1	EXAMINER	<u>l</u>							DAT	E CONS	DERED	
1	EXAMINER: Init	ial if refe	rence	considered whe	ther o	r not citation	is in	conformance with MPE	P 609 Drs	w line thr	ough citation	if not in
(	conformance and	not con	sidere	d. Include copy	of this	form with ne	ext co	mmunication to Applica	ant.		oagn ollalloll	

	FORM PTO-1449  INFORMATION DISCLOSURE STATEMENT						ATTY. DOCKET NO. .875.1640000			ICATION NO	o.
TN				- meshq	214	- 1	APPLICANT Than et al.		<b></b>		
	FORMALIO	N D.	SCHOSURE STA	Craria	<u>NT</u>		FILING DATE December 18, 2001		GROUE 2811	-	
		<del></del>			U.S. P	ATE	NT DOCUMENTS				
EXAMINER INITIAL			OCUMENT JMBER	DAT	ГЕ	NAN	ME	CI	LASS	SUB- CLASS	FILING DATE
	AA3	I									<del></del>
	AB3	1_									
·	AC3			<del> </del>							
	AD3			<del> </del>		<del>  </del>				<del> </del>	<b>_</b>
	AE3	+-		<del> </del>		┼		<del></del>		<del> </del>	<del> </del>
	AG3	+		<del> </del>		<del></del>				<del> </del>	-
	AH3	+		<del> </del>		<del></del>					+
	AI3	1_								†	
		-			FOREIGN	I PAT	TENT DOCUMENTS			<del></del>	<u></u>
EXAMINER INITIAL		DO	CUMENT NUME	BER	DATE		COUNTRY	CL	LASS	SUB- CLASS	TRANSLATION
	AJ3										Yes No
	AK3		( The state of the				·				Yes No
•	AL3		<i>H.</i>								Yes No
	АМЗ										Yes
	Щ		OTHE	-9 /In	aluding Auth	·-~ T	 			<u> </u>	No
	T = T		T	Kun	Juding Aust.	101, .	me, Date, Fermient i us	ges, e.c.,			
	AN	<u>3</u>	Chanchani, Packaging,	R. et IHS F	al., "Mini B Publishing C	3GA: 3rouj	Pad and Pitch Ease ( p, May/June 1995, pp	Die Test a p.34, 36-3	nd Han	dling", Adv	'anced
	AO	<u>3</u>	Chung, T.C. Array Nation	et al nal Sy	I., "Rework ymposium I	of P Proce	Plastic, Ceramic, and Texa	Tape Ball (	Grid Arr 29-30, 1	ay Assemb 1995, pp. 1	olies", Ball Grid L-15.
	АР	3	Cole, M.S. a Surface Mou 4-11.	nd Ca unt To	aulfield, T. echnology,	"A R Surf	Review of Available Ba face Mount Technolog	all Grid Arr gy Associa	ray (BG. ation, Ja	A) Package anuary 199	es", Journal of 6, Vol. 9, pp.
	AQ :	<u>3</u>	Cole, M.S. a Conference California, p	nd Ca Proce p. 14	aulfield, T., eedings, Su l7-153.	"Bal ırfacı	ll Grid Array Packagin e Mount Internationa	ng", Surfac il, August	ce Mour 28-Sept	nt Internati tember1, 1	ional 994, San Jose,
	AR ;	<u>3</u>	Dobers, M. a Advanced Pa and 32.	and S ackaç	Seyffert, M., jing, IHS Pi	, "Lo ublisl	ow Cost MCMs: BGAs hing Group, Septemb	Provide a per/Octobe	Fine-Pil er 1994	tch Alterna , Vol. 3, No	itive", o. 5, pp. 28, 30
EXAMINER	<del></del>		<u> </u>			<del></del>		DATE	E CONSI	DERED	
EXAMINER: Ini	itial if refer	ence (	considered, whe	ther c	or not citation	is in	conformance with MPEP	2 609. Draw	v line thro	ough citation	if not in

							TTY. DOCKET NO. 875.1640000			ICATION NO	o.
TN			PTO-1449 I <del>SCLOSURE STA</del>	· mp.ve	3.7 <i>m</i>	1	PPLICANT han et al.				
<u></u>	FORMIL	JN-01	SCHOOOKE SIF	CLEVIE	NT		ILING DATE ecember 18, 2001		GROUI 2811		
					U.S. P.		NT DOCUMENTS				
EXAMINER INITIAL			OCUMENT JMBER	DAT	E	NAN	иE	С	CLASS	SUB- CLASS	FILING DATE
	AA4			<u> </u>						00.00	+
	AB4										
	AC4		*								
	AD4	$\bot$		<del> </del>		<u> </u>					
	AE4	4		—		<del></del>					
	AF4	+-		├—		<u> </u>				<del> </del>	<u> </u>
	AG4 AH4	+	<del></del>	<del> </del>		<del> </del>		<del></del>		<del> </del>	<u> </u>
	Al4	+-		<del> </del>		<del> </del>				<del> </del>	-
	1017				FOÉFIGN	PAT	ENT DOCUMENTS				
EXAMINER INITIAL		DO	DCUMENT NUME	BER	DATE	FAI	COUNTRY	C	LASS	SUB- CLASS	TRANSLATION
	AJ4										Yes
	AK4	+							<u>,</u>		No Yes
	AL4	+									No Yes
	AM4	+	<u></u>		<del></del>					+	No Yes
											No
		<del></del>	OTHE	:R (Inc	cluding Auth	ıor, T	itle, Date, Pertinent Pa	iges, etc.)			
	AN	4	Dody, G. an Technology	ıd Bu , Surl	rnette, T., ' face Mount	"BGA Tec	A Assembly Process a hnology Association,	and Rewor , January	rk", Jou 1996, V	rnal of Surf ol. 9, pp. 3	face Mount 9-45.
	AO	4	Edwards, D. of PQFP, Th Technology	, et a ierma Conf	I., "The Effe Illy Enhance erence, IEI	ect o ed P( EE, N	of Internal Package D QFP, LOC and BGA P May 21-24, 1995, Las	Delaminati Packages", s Vegas, N	ons on , 45th E IV, pp. 7	the Therma lectronic Co 285-292.	al Performance omponents &
·	АР	4	Ejim, T.L. el Packages", January 199	t al., Journ 96, Vo	"Designed I Ial of Surfa Isl. 9, pp. 30	Expe ce M J-38.	eriment to Determine lount Technology, Su	e Attachmo urface Moi	ent Relia unt Tecl	ability Drive hnology As	ers for PBGA sociation,
	AQ	4	Ewanich, J. 1995 Intern pp. 588-594	et al. ation	, "Developr al Electroni	ment ics Pa	t of a Tab (TCP) Ball ackaging Conference	Grid Arra	y Packa go, CA,	ge", Procee September	edings of the 24-27, 1995,
	AR	4	Fauser, S. ei No. 2, pp. 3	t al, ' 6-38	'High Pin-C and 40.	ount	PBGA Assembly", C	ircuits Ass	embly,	February 1	995, Vol 6,
EXAMINER			<u></u>					DATI	E CONSI	DERED	
CYASSINED. I	111 116 . 6										
EXAMINER: In	litial it rete	rence	considered, whe	ther o	r not citation	is in	conformance with MPER	P 609. Drav	w line thro	ough citation	if not in

				)				$\bigcirc$			Dago E -6 20
							TTY. DOCKET NO. 875.1640000			ICATION N	Page 5 of 20
<b>,1</b>	•	FOR	M PTO-1449			A	PPLICANT		i		
—— <u>IN</u>	FORMAT	ON I	DISCLOSURE ST	ATEM	ENT	K	nan et al.		<del></del>		
							ILING DATE ecember 18, 2001		GROU 2811		
				<u> </u>	U.S. P	ATEN	IT DOCUMENTS				
EXAMINER INITIAL			OCUMENT NUMBER	DAT	Ē.	NAN	ΛE	CI	ASS	SUB- CLASS	FILING DATE
	AA5										
	AB5	$\perp$									
	AC5	_				<u> </u>					
	AD5	$\perp$		<del> </del>		ļ	<del></del>				
	AE5	$\dashv$		+							
	AF5 AG5	-		╁┈		-	<del></del>			<del></del>	
	AH5			+		-		<del></del>		-	
	AI5	+		+						<del>- </del>	
	7.1.5				FOREIGN	J PAT	ENT DOCUMENTS				
EXAMINER		Т			I OKEION	TI AI	LINI DOCUMENTS			<del>T</del>	1
INITIAL		D	OCUMENT NUN	IBER	DATE		COUNTRY	CL	ASS	SUB- CLASS	TRANSLATION
	AJ5										Yes No
	AK5										Yes
	AL5	ŀ									Yes No
	AM5										Yes No
			ОТН	ER (Inc	cluding Auth	or, T	tle, Date, Pertinent Pa	ges, etc.)			
	AN	<u>5</u>	Fauser, Sur Cause Anal Mount Inte	zanne ysis", rnatio	et al., "Hig Surface Mo nal, Augus	jh Pir ount t 28-	n Count PBGA Assen International, Proce September1, 1994,	nbly: Solde edings of T San Jose, (	r Defe he Te Califori	ct Failure N chnical Pro nia, pp. 16	Modes and Root gram, Surface 9-174.
	AO	<u>5</u>	Ferguson, I No. 2, pp. !	М. "Er 54, 56	nsuring Hig and 58.	h-Yie	ld BGA Assembly", (	Circuits Ass	embly	, February	1995, Vol. 6,
	АР	<u>5</u>	Freda, M., Cahners Pu	'Lamii blishii	nate Techn ng Compan	ology y, Od	/ for IC Packaging", tober 1995, Vol. 35	Electronic , No. 11, p	Packa p. S4-	ging & Prod S5.	duction,
	AQ	<u>5</u>	Freedman, Symposium	M., "F , Marc	Package Siz ch 29-30, 1	e and 1995,	d Pin-Out Standardiz 7 pages.	zation", Bal	l Grid	Array Natio	onal
	AR	<u>5</u>	Freyman, B High Interc Electronic C	. and onnec ompo	Pennisi, R. t Density I nents & Te	, "Ov C Pac echno	er-molded Plastic Pa kaging Solution for logy Conference, IE	nd Arrary C Consumer EE, May 1	arriers and Ir 1-16, 1	(OMPAC): ndustrial El 1991, pp. 1	A Low Cost, ectronics", 41st 76-82.

**EXAMINER**: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

DATE CONSIDERED

**EXAMINER** 

				,		ATTY. DOCE 1875.16400				LICATION NO	0.
•	٠	FORM	M PTO-1449			APPLICANT			1	20,20	
<u> </u>	IFORMATIC	<u>d-nc</u>	ISCLOSURE STA	ATEM	SNT	Khan et a			т —		
					<u> </u>	FILING DAT			GROU 2811	-	
					U.S. P	ATENT DOCUM			<del></del>		
EXAMINER INITIAL			OCUMENT UMBER	DAT	ſΕ	NAME	-	CL	ASS	SUB- CLASS	FILING DATE
	AA6	+	<u> </u>			<u> </u>				CLASS	
	AB6	1					<del></del>			+	
	AC6	1_								+	
	AD6									+	1
	AE6	$\mathbf{I}$				_					1
	AF6	$\perp$									
	AG6										
	AH6										
	Al6	Щ,									
					FOREIGN	PATENT DOCU	JMENTS				
EXAMINER INITIAL		DC	OCUMENT NUME	3ER	DATE	COUNTR	(Y	CL/	ASS	SUB- CLASS	TRANSLATION
	AJ6										. No
	AK6										Yes No
	AL6										Yes No
	AM6	T									Yes
	<del></del>		OTU5								No
	<del></del>		T	R (Inc	cluding Auth	or, Title, Date, F	Pertinent Pag	jes, etc.)			
	AN	<u>6</u>	Freyman, B. Mount Interr September 2	et al nation 2, 199	l., "Surface nal Confere 93, San Jos	Mount Process ince Proceedin ie, California, p	s Technolog gs, Surface pp. 81-85.	y for Ball ( : Mount Int	Grid A ernat	rray Packa ional, Augu	aging", Surface ust 29-
	AO	<u>6</u>	Freyman, B. Conference I	et al Proce	., "The Movedings, Sar	ve to Perimete n Jose, CA, Au	r Plastic BG gust 29-31,	As", Surfac , 1995, pp.	ce Mo 373-	unt Interna 382.	ational
	АР	<u>6</u>	Freyman, B., Texas, March	"Tre n 29-	ends in Plas 30, 1995, 4	stic BGA Packa 15 pages.	ging," Ball (	Grid Array	Natior	nal Sympos	ium, Dallas,
	AQ	<u>6</u>	Gilleo, K., "El IHS Publishir	lectro	onic Polyme oup, Septe	ers: Die Attach mber/October	and Orient 1994, Vol.	ed Z-Axis I 3, No. 5, p	Films" p. 37	, Advanced -38, 40 and	l Packaging, 1 42.
	AR	<u>6</u>	Guenin, B. et Transactions Components, 4, pp. 749-75	: al., on C , Pac 57.	"Analysis of Components kaging, and	f a Thermally I s, Packaging, a d Manufacturin	Enhanced B and Manufa ng Technolo	Ball Grid Arı cturing Teo gy Society	ray Pa chnolo , Dece	ackage", IEI ogy, Part A, ember 199	EE , IEEE 5, Vol. 18, No.
EXAMINER								DATE	CONS	IDERED	
								1			

::ODMAWHODMA\SKGF\_DC1;39359;1

n	re 7	7 -	~	~	^

							TTY. DOCKET NO. 375.1640000			ICATION N 20,207	ю.
	, I	FORM	PTO-1449				PPLICANT				
INF	ORMATIO	N DI	SCLOSURE STA	TEME	NT		nan et al.		GROU	IP	
							cember 18, 2001		2811		
	<del></del>				U.S. P	ATEN	T DOCUMENTS				
EXAMINER INITIAL			CUMENT MBER	DAT	E	NAM	1E		CLASS	SUB- CLASS	FILING DATE
	AA7										
	AB7	<del> </del>				ļ					
	AC7	<del> </del>	·						··		
	AD7	┿								<del> </del>	_
	AE7	┼—				ļ					
	AF7	┼		<u> </u>	-					<del></del>	<del> </del>
	AG7	┼		<b> </b>							
	AH7	┼──			· · · · · · · · · · · · · · · · · · ·	<del> </del>		·			
	TAI/	ــــــــــــــــــــــــــــــــــــــ			EOPEIGN	I DATI	ENT DOCUMENTS				
EXAMINER	7	T			TOREIGN	IFAII	ENT DOCUMENTS			<u> </u>	<del></del>
INITIAL		DO		BER	DATE		COUNTRY	(	CLASS	SUB- CLASS	TRANSLATION
	AJ7				i i						Yes No
	AK7						·				Yes No
	AL7										Yes
	AM7										No Yes
	<u> </u>	<u> </u>	OTHE	D (In	ludina Auth	or Ti	tle, Date, Pertinent P			.1	No
			T	(1110	Juding Aud	101, 11	tie, Date, Pertinent P	ages, etc.)		<del></del>	
	AN	7	Hart, C., "Vi Conference California, p	as in Proce p. 20	Pads for C eedings, Su 3-207.	coarse urface	e and Fine Pitch Bal e Mount Internation	l Grid Arr Ial, Augus	ays", Su t 28-Sep	rface Mour otember1,	nt International 1994, San Jose,
	AO	<u>7</u>	Hart, C. "Via	as in i	Pads", Circ	uits A	ssembly, February	1995, Vo	l. 6, No.	2, pp. 42,	44-46 and 50.
İ	АР	<u>7</u>	Hattas, D., 'Technology 3, pp. 44-46	'BGA: Hurd	s Face Proc lles.", Adva	ductic nced	on Testing: New Pa Packaging, IHS Pu	ckage Off blishing G	ers Pron Group, Si	nise but Mu ummer 199	ust Clear 93, Vol. 2, No.
	AQ [	7	Heitmann, R Advanced Pa 103.	R., "A ackag	Direct Atta jing, IHS P	ach E ublish	volution: TAB, COB ning Group, July/Au	and Flip gust 199	Chip Ass 1, Vol. 3	embly Cha , No. 4, pp	illenges", . 95-99 and
	AR ]	7	Hodson, T., unknown.	"Stud	dy Examine	es BG	A Use", Electronic F	ackaging	& Prod	uction, Mar	ch 1993, page
EXAMINER								DA <sup>-</sup>	re cons	IDERED	
EXAMINER: Initi	ial if refere	ence o	considered, whe d. Include copy	ther o	or not citation s form with ne	is in o	conformance with MPE	P 609. Dra	aw line thr	ough citation	if not in

					l l	DOCKET NO. 1640000			ICATION N 20,207	ro.
	. E	ORM PTO-1449			APPLI			110/0	20,201	<del></del>
TATEO	D) (3 MTO)		m > mm > cr	13.900	Khan					
INFO	RMATIO	N DISCLOSURE S	TATEME	<u>eni</u>	FILIN			GROU	P	
					Decemb	oer 18, 2001	<del></del>	2811		
		<del></del>		U.S. F	PATENT DO	CUMENTS				
EXAMINER INITIAL		DOCUMENT NUMBER	DAT	ſE	NAME		СГ	ASS	SUB- CLASS	FILING DATE
	AA8									
	AB8									
	AC8				ļ					
	AD8	<u> </u>								
	AE8		_		<u> </u>					
	AF8				ļ				<del> </del>	
	AG8				<del></del>					
	AH8 AI8	<del>                                     </del>				· · · · · · · · · · · · · · · · · · ·		·		
· · · · · · · · · · · · · · · · · · ·	Alo			EOPEIG	N DATENT	DOCUMENTS	l			
EXAMINER				TOREIGI	TAILIT	JOCOMEN 13			1	
INITIAL		DOCUMENT NU	MBER	DATE	co	UNTRY	CL	ASS	SUB- CLASS	TRANSLATION
	AJ8									Yes No
	AK8			· ·						Yes No
	AL8									Yes No
	AM8									Yes
·				<u> </u>						No
			1EK (IN	cluding Auti	nor, Title, L	ate, Pertinent Pag	es, etc.)		<del></del>	
	AN	Holden, H Interconn Diego, CA	., "The ecting , Janua	e Many Tec and Packa ary 18-19,	chniques o ging Elect 1996, pp.	f Small Via Form ronic Circuits Bal 1-7.	ation for I Grid Arra	Thin B ay Nati	oards", Th ional Symp	e Institute for oosium, San
	AO	8 Houghten Winter 19	, J., "N 93, Vo	lew Packag l. 2, No. 1,	ge Takes C pp. 38-39	on QFPs", Advand ).	ced Packa	ging, 1	IHS Publish	ning Group,
	АР	8 "How To G January/F	Give Yo	our BGAs A y 1995, pa	Better Bo	ttom Line.", Adv	anced Pa	ckagin	g, IHS Pub	olishing Group,
	AQ	Huang, W by Simula West '95,	. and f tion an Februa	Ricks, J.,"El ad Measure ary 26-Marc	lectrical Cl ment", Na ch 2, 1995	naracterization o tional Electronic i, Anaheim, Calif	f PBGA fo Packagin ornia, pp.	r Comi g and 300-3	municatior Productior 07.	n Applications n Conference
	AR	Hundt, M. and Produ 29, 1996,	et al., ction ( pp. 70	"Thermal I Conference 2-711.	Enhancem West '95,	ents of Ball Grid Reed Exhibition	Arrays", Compani	Nation es, An	al Electron aheim, CA	ic Packaging , February 25-
EXAMINER		······································				<del></del>	DATE	CONS	IDERED	
EYAMINED: In:	al if rofa-	onco considerad	hoth	or not alt-ti-	n in in a sec	rmones with sames		. Um = **		- 16 1 1
conformance and	not cons	idered. Include co	oy of thi	s form with n	n is in conto next commu	rmance with MPEP nication to Applican	ous. Draw t	ine thi	ougn citation	n ir not in

							TTY. DOCKET NO. 875.1640000			CATION NO	0.
, TN	, JEODMATT	•	RM PTO-1449	- mml/r			PPLICANT han et al.				
	E VIGIETI I	AUIN-	DISCLOSURE STA	Then	iNT	F	ILING DATE ecember 18, 2001		GROU 2811		·
					U.S. P	ATE	NT DOCUMENTS				
EXAMINER INITIAL			DOCUMENT NUMBER	DAT	Έ	NAN	ME		CLASS	SUB- CLASS	FILING DATE
	AA9	$\Box$								1	
	AB9	$\Box$									
	AC9	-									
	AD9	-	·	<b> </b>		<del> </del>					
<u> </u>	AE9	-+		<u> </u>		<del> </del>					Ţ
	AF9	_		—		—					
	AG9					<b>├</b> ─					
	AH9	+		<del> </del>		<del></del>				<del>- </del>	
-	AI9	_		Щ.							
EXAMINER		$\neg$			TOREIGN	PAI	ENT DOCUMENTS	———	<del></del> -	T	<del></del>
INITIAL		ſ	DOCUMENT NUME	3ER	DATE		COUNTRY		CLASS	SUB- CLASS	TRANSLATION
	AJ9	$\perp$									Yes No
	AK9										Yes No
	AL9	$\overline{}$									Yes No
	AM9	+									Yes
			OTHE	R (Inc	Cluding Auth	or T	itle, Date, Pertinent P	egge etc	`	1	No.
	AN	9	Hutchins, C.I Publishing G	L., "L roup,	Jnderstandi , Novembei	ing G r 199	Grid Array Packages' 94, Vol. 8, No. 11, p	", Surface p. 12-13	e Mount <sup>-</sup>	Technology	Magazine, IHS
	AO	9	Hwang, J.S., IHS Publishir	"Rel ng Gr	iability of B oup, Septe	IGA S Imbe	Solder Interconnect r 1994, Vol. 8, No.	ions", Su 9, pp. 14	rface Moi -15.	unt Techno	logy Magazine,
	AP	9	Hwang, J.S., IHS Publishir	"A H ng Gr	lybrid of QF oup, Febru	FP ar lary !	nd BGA Architecture 1995, Vol. 9, No. 2,	es", Surfa p. 18.	ce Mount	t Technolog	jy Magazine,
	AQ	9	Johnson, R. e Packaging an 413-422.	et al. 1d Pri	, "A Feasibi oduction Co	ility S	Study of of Ball Grid rence East '93, Bost	l Array Pa on, Mass	ackaging" achusett	', National I s, June 14-	Electronic 17, 1993, pp.
	AR	9	Johnson, R. e National Elec 14-17, 1993,	tronic	ic Packadino	Char g & F	racterization of 140 Production Conferer	and 225 nce East '	Pin Ball ( '93, Bosto	Grid Array F on, Massacl	Packages", husetts, June
EXAMINER								DA	TE CONSI	IDERED	
EXAMINER: In conformance ar	itial if refe nd not cor	erenc nside	ce considered, whe ered. Include copy	ther o	r not citation s form with ne	is in ext cc	conformance with MPE	P 609. Dr ant.	aw line thr	ough citation	if not in

::ODMAWHODMA\SKGF\_DC1;39359;1

		•					TTY. DOCKET NO. 875.1640000			ICATION NO	٥.
<u></u>			1 PTO-1449			AI	PPLICANT han et al.				
IN	FORMATI	<u>9N - 112</u>	ISCLOSURE STA	TEME	<u>:NT</u>	F	ILING DATE ecember 18, 2001		GROUI 2811	_	
			<u></u>		U.S. P		NT DOCUMENTS		120		
EXAMINER INITIAL			OCUMENT UMBER	DAT		NAM		CI	LASS	SUB-	FILING DATE
	AA10		JWRFK	<del> </del>		—				CLASS	<del>-</del>
	AB10			<del> </del>		$\vdash$				+	<del></del>
	AC10					_				+	+
	AD10	工									
	AE10	$\overline{\Box}$									
	AF10										
	AG10	<del></del>		<u> </u>							
	AH10	4		<del> </del>		<b></b>				1	
	Al10	Щ									<u> </u>
EXAMINER	<del></del>	<del></del>		<del></del> _	FOREIGN	PAT	ENT DOCUMENTS	<del></del>		т	1
INITIAL				3ER	DATE		COUNTRY	CL	LASS	SUB- CLASS	TRANSLATION
	AJ10										Yes No
	AK10	_				i					Yes No
	AL10										Yes No
	AM10	+									Yes
		—	OTHE	- Un	Austr		The Designant De				No
	$\top$	Γ_	UITE	R (inc	Huaing Auto	Or, I	itle, Date, Pertinent Pa	iges, etc.)			<del></del>
	AN	<u>10</u>	Johnston, P Dallas, Texa	'., "La as, M	and Pattern larch 29-30	Inte , 199	erconnectivity Schem 95, pages 2-21.	nes", Ball G	Grid Arr	ay National	l Symposium,
	АО	<u>10</u>	Johnston, P Surface Mou 12-18.	. "Pri unt T	inted Circuit echnology,	t Boa , Surf	ard Design Guideline face Mount Technolo	es for Ball ( ogy Associa	Grid Arration, J	ay Package January 199	es", Journal of 96, Vol. 9, pp.
	АР	<u>10</u>	Kawahara, 7 Proceedings September	Γ. et ; of ti 24-2	al., "Ball Gr he 1995 Int 7, 1995, pp	rid Aı terna ). 577	rray Type Package B ational Electronics Pa 7-587.	By Using of ackaging C	New E	incapsulationce, San Di	on Method", ego, CA,
	AQ	<u>10</u>	Knickerbock Packaging, 1	er, J IHS F	.U. and Cok Publishing G	e, M. irout	.S., "Ceramic BGA: , p, January/February	A Packagin 1995, Vol.	ıg Alter , 4, No.	native", Ad 1, pp. 20,	vanced 22 and 25.
	AR	<u>10</u>	Kromann, G Microproces February 26	., et sor", -Mar	al., "A Hi-D National El ch 2, 1995,	ensit lectro , Ana	ty C4/CBGA Intercon onic Packaging and I aheim, California, pp	nnect Tech Production 0. 1523-152	nology Confer 29.	for a CMOS rence West	S ∷'95, IEEE,
XAMINER	1		<u></u>					DATE	CONSI	DERED	
XAMINER: Ini	itial if refe	rence	considered, whe	ther o	or not citation	is in (	conformance with MPEF	P 609. Draw	line thre	ough citation	if not in
onformance an	id not con	sidere	d Include conv	of this	e form with ne	ext co	mmunication to Applicat	int		/ug.,	11 1100 111

	FORM PTO-1449  INFORMATION DISCLOSURE STATEMENT						TTY. DOCKET NO. 875.1640000			ICATION NO	).
				~ maxe			PPLICANT han et al.				
2.	FORMIT	<del></del>	18ChOSURE STR	YTEPIL.	NT	F	ILING DATE ecember 18, 2001	0	GROUE 2811	?	
					U.S. P		NT DOCUMENTS				
EXAMINER INITIAL			OCUMENT UMBER	DAT	Έ	NAI	ME	С	CLASS	SUB- CLASS	FILING DATE
	AA11	$\perp$								1	<u> </u>
	AB11										
ļ	AC11	-		ـــــــ		<u> </u>				<u> </u>	
	AD11			—		$\vdash$				<u> </u>	
	AE11	<del></del>		├		<del></del>		<del></del>		<del> </del>	
	AG11			<del> </del>		$\vdash$					<del></del>
	AH11			<del> </del>						<del> </del>	<del> </del>
	Al11	1_								<del> </del>	<del> </del>
					FOREIGN	PAT	ENT DOCUMENTS			<u></u>	,l
EXAMINER INITIAL		DC	OCUMENT NUME	BER	DATE		COUNTRY	C	LASS	SUB- CLASS	TRANSLATION
	AJ11										Yes No
	AK11	T							<del></del>		Yes No
	AL11	+								<del> </del>	Yes
	AM11	+		<u></u>		<del></del>					No Yes
		Щ_									No
	<del></del>		T	R (Inc	cluding Auth	or, 1	itle, Date, Pertinent Pa	ges, etc.)			
	AN	11	Kunkle, R., ' Texas, Marc	"Disc :h 29	rete Wiring -30, 1995,	for 9 pa	Array Packages", Bal ges.	Grid Arra	ay Natio	nal Sympos	sium, Dallas,
	AO	11	Lall, B. et al Components 18, No. 4, p	, "Me s, Pac p. 75	ethodology ( ckaging, an 58-764.	for 1	Thermal Evaluation o anufacturing Technol	f Multichi logy Part	p Module A, IEEE,	es", IEEE T December	ransactions on 1995, Vol.
	АР	<u>11</u>	Lasance, C. Independen Manufacturi Technology	et al. It Cor Ing Te Socie	., "Thermal npact Mode echnology F ety, Decem	Cha els", Part ber	racterization of Elect IEEE Transactions or A, IEEE Components 1995, Vol. 18, No. 4,	ronic Dev n Compon , Packagir pp. 723-7	rices with lents, Pa lg, and 731.	h Boundary ackaging, a Manufactui	/ Condition nd ring
	AQ	11	Lau, J., "Bal	l Grid	I Array Tech	hnol	ogy", McGraw-Hill In	c., 1995,	entire b	ook submit	ted.
	AR	<u>11</u>	Lau, J. et al. Wela Publica	., "Nc	Clean Mas Ltd., Vol. :	s R∈ 20, I	eflow of Large Plastic No. 3, March 1994, p	Ball Grid	Array Pa	ackages", (	Circuit World,
EXAMINER								DATE	E CONSI	DERED	
EXAMINER: In conformance ar	itial if refe	rence	considered, whe	ther o	or not citation	is in	conformance with MPEF ommunication to Applicar	 2 609. Drav	v line thro	ough citation i	if not in

Page 12 of 20

INFORMATION DISCLOSURE STATEMENT  INFORMATION DISCLOSURE STATEMENT  EXAMINER INSTITUTE DATE NAME  LUS. PATENT DOCUMENTS  U.S. PATENT DOCUMENTS  EXAMINER INSTITUTE DATE NAME  CLASS SUB-CLASS SUB-CL			TORM	7 DMO 1440			ATTY. DOCKET NO. APPLICATION NO. 1875.1640000 10/020,207					
EXAMINER NOCUMENT NUMBER  OCCUMENT NUMBER  AA12 AB12 AC12 AC12 AC12 AC12 AC12 AC12 AC12 AC		<b>.</b>										
U.S. PATENT DOCUMENTS  EXAMINER INITIAL  AA12  AB12  AC12  A	110	FURMATIC	<u> N-D1</u>	SCLOSUKE SIA	TEME	<u> </u>	FII	ING DATE		1		
EXAMINER INITIAL  AA12  AA12  AB12  AB13  AB13  AB14  AB14  AB15  AB15  AB15  AB16  AB16  AB17  AB18						U.S. P						
AA12 AB12 AB12 AB12 AB12 AD12 AD12 AF12 AG12 AG12 AG12 AG12 AG12 AG12 AG12 AG					DAT					CLASS		FILING DATE
AC12 AD12 AD12 AD12 AD12 AD12 AD12 AD12 AD		AA12	工								T	
AD12 AE12 AG12 AG12 AG12 AG12 AG12 AG12 AG12 AG		AB12			<u> </u>							
AF12 AF12 AF12 AF12 AF12 AF12 AF12 AF12					<del> </del>							
AF12 AG12 AG12 AG12 AG12 AG12 AG12 AG12 AG			_		┼		<u> </u>				<del> </del>	<del></del>
ANT 12 SPECIAL SUBSECTION OF SEPTEMBER 12 SE		<del>-  </del>			₩		├					
AH12   DOCUMENT NUMBER   DATE   COUNTRY   CLASS   SUB-CLASS   TRANSLATION   CLASS   SUB-CLASS   TRANSLATION   CLASS   SUB-CLASS   TRANSLATION   CLASS   SUB-CLASS		+	<del>··.</del>	├──		<del> </del>				-		
FOREIGN PATENT DOCUMENTS  EXAMINER INITIAL  AJ12  AK12				$\vdash$	· · · · · · · · · · · · · · · · · · ·					1	+	
EXAMINER INITIAL  DOCUMENT NUMBER DATE COUNTRY  CLASS SUB-CLASS TRANSLATION  Yes No  AK12  AK12  AK12  AM12  AM12  TUBER (Including Author, Title, Date, Perlinent Pages, etc.)  OTHER (Including Author, Title, Date, Perlinent Pages, etc.)  AN 12  "Literature Review", Special Supplement to Electronic Packaging & Production, February 1995, Cahners Publication, 10 pages.  AO 12  LSI LOGIC Package Selector Guide, Second Edition, LSI Logic Corporation, 1994-1995, entire document submitted.  AP 12  "LTCC MCMs Lead to Ceramic BGAs," Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 14-15.  AQ 12  Mak, Dr. W.C. et al., "Increased SOIC Power Dissipation Capability Through Board Design and Finite Element Modeling", Journal of Surface Mount Technology, Surface Mount International, October 1994, pp. 33-41.  AR 12  Marrs, R.C. and Olachea, G., "BGAs For MCMs: Changing Markets and Product Functionality", Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 48, 50, and 52.  DATE CONSIDERED			1_				<b></b>	****				<del> </del>
AJ12  AK12						FOREIGN	1 PATE	NT DOCUMENTS				
AK12  AL12  AM12  AM12  OTHER (Including Author, Title, Date, Pertinent Pages, etc.)  AN 12  "Literature Review", Special Supplement to Electronic Packaging & Production, February 1995, Cahners Publication, 10 pages.  AO 12  LSI LOGIC Package Selector Guide, Second Edition, LSI Logic Corporation, 1994-1995, entire document submitted.  AP 12  "LTCC MCMs Lead to Ceramic BGAs," Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 14-15.  AQ 12  Mak, Dr. W.C. et al., "Increased SOIC Power Dissipation Capability Through Board Design and Finite Element Modeling", Journal of Surface Mount Technology, Surface Mount International, October 1994, pp. 33-41.  Marrs, R.C. and Olachea, G., "BGAs For MCMs: Changing Markets and Product Functionality", Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 48, 50, and 52.  DATE CONSIDERED			DC	CUMENT NUMI	BER	DATE		COUNTRY		CLASS		TRANSLATION
AK12  AL12  AL12  AM12  AM13  AM14  AM15  AM15  AM15  AM16  AM16  AM17  AM17  AM17  AM2  AM36  A		AJ12										
AM12  OTHER (Including Author, Title, Date, Pertinent Pages, etc.)  AN 12 "Literature Review", Special Supplement to Electronic Packaging & Production, February 1995, Cahners Publication, 10 pages.  AO 12 LSI LOGIC Package Selector Guide, Second Edition, LSI Logic Corporation, 1994-1995, entire document submitted.  AP 12 "LTCC MCMs Lead to Ceramic BGAs," Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 14-15.  AQ 12 Mak, Dr. W.C. et al., "Increased SOIC Power Dissipation Capability Through Board Design and Finite Element Modeling", Journal of Surface Mount Technology, Surface Mount International, October 1994, pp. 33-41.  AR 12 Marrs, R.C. and Olachea, G., "BGAs For MCMs: Changing Markets and Product Functionality", Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 48, DATE CONSIDERED		AK12										Yes
AN 12 "Literature Review", Special Supplement to Electronic Packaging & Production, February 1995, Cahners Publication, 10 pages.  AO 12 LSI LOGIC Package Selector Guide, Second Edition, LSI Logic Corporation, 1994-1995, entire document submitted.  AP 12 "LTCC MCMs Lead to Ceramic BGAs," Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 14-15.  AQ 12 Mak, Dr. W.C. et al., "Increased SOIC Power Dissipation Capability Through Board Design and Finite Element Modeling", Journal of Surface Mount Technology, Surface Mount International, October 1994, pp. 33-41.  AR 12 Marrs, R.C. and Olachea, G., "BGAs For MCMs: Changing Markets and Product Functionality", Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 48, SO, and 52.		AL12	+									<u> </u>
AN 12 "Literature Review", Special Supplement to Electronic Packaging & Production, February 1995, Canners Publication, 10 pages.  AO 12 LSI LOGIC Package Selector Guide, Second Edition, LSI Logic Corporation, 1994-1995, entire document submitted.  AP 12 "LTCC MCMs Lead to Ceramic BGAs," Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 14-15.  AQ 12 Mak, Dr. W.C. et al., "Increased SOIC Power Dissipation Capability Through Board Design and Finite Element Modeling", Journal of Surface Mount Technology, Surface Mount International, October 1994, pp. 33-41.  AR 12 Marrs, R.C. and Olachea, G., "BGAs For MCMs: Changing Markets and Product Functionality", Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 48,  EXAMINER DATE CONSIDERED		AM12	┼			<del> </del>					<del> </del>	No
AN 12 "Literature Review", Special Supplement to Electronic Packaging & Production, February 1995, Cahners Publication, 10 pages.  AO 12 LSI LOGIC Package Selector Guide, Second Edition, LSI Logic Corporation, 1994-1995, entire document submitted.  AP 12 "LTCC MCMs Lead to Ceramic BGAs," Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 14-15.  AQ 12 Mak, Dr. W.C. et al., "Increased SOIC Power Dissipation Capability Through Board Design and Finite Element Modeling", Journal of Surface Mount Technology, Surface Mount International, October 1994, pp. 33-41.  AR 12 Marrs, R.C. and Olachea, G., "BGAs For MCMs: Changing Markets and Product Functionality", Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 48, 50, and 52.  EXAMINER	·	AM12	_									
Cahners Publication, 10 pages.  AO 12 LSI LOGIC Package Selector Guide, Second Edition, LSI Logic Corporation, 1994-1995, entire document submitted.  AP 12 "LTCC MCMs Lead to Ceramic BGAs," Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 14-15.  AQ 12 Mak, Dr. W.C. et al., "Increased SOIC Power Dissipation Capability Through Board Design and Finite Element Modeling", Journal of Surface Mount Technology, Surface Mount International, October 1994, pp. 33-41.  AR 12 Marrs, R.C. and Olachea, G., "BGAs For MCMs: Changing Markets and Product Functionality", Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 48, 50, and 52.  EXAMINER				OTHE	R (In	cluding Auth	nor, Titl	e, Date, Pertinent	Pages, etc.)	)		
LSI LOGIC Package Selector Guide, Second Edition, LSI Logic Corporation, 1994-1995, entire document submitted.  AP 12 "LTCC MCMs Lead to Ceramic BGAs," Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 14-15.  AQ 12 Mak, Dr. W.C. et al., "Increased SOIC Power Dissipation Capability Through Board Design and Finite Element Modeling", Journal of Surface Mount Technology, Surface Mount International, October 1994, pp. 33-41.  AR 12 Marrs, R.C. and Olachea, G., "BGAs For MCMs: Changing Markets and Product Functionality", Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 48, 50, and 52.  EXAMINER		AN	<u>12</u>	"Literature I Cahners Pu	Revie blical	ew", Special tion, 10 pag	l Suppl ges.	lement to Electro	onic Packag	jing & Pı	roduction, F	February 1995,
AQ 12 Mak, Dr. W.C. et al., "Increased SOIC Power Dissipation Capability Through Board Design and Finite Element Modeling", Journal of Surface Mount Technology, Surface Mount International, October 1994, pp. 33-41.  AR 12 Marrs, R.C. and Olachea, G., "BGAs For MCMs: Changing Markets and Product Functionality", Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 48, 50, and 52.  EXAMINER		AO	12	LSI LOGIC F document s	Packa lubmi	age Selector itted.	r Guide	e, Second Editior		c Corpor	ation, 1994	l-1995, entire
Marrs, R.C. and Olachea, G., "BGAs For MCMs: Changing Markets and Product Functionality", Advanced Packaging, IHS Publishing Group, September/October 1994, Vol. 3, No. 5, pp. 48, 50, and 52.  EXAMINER  DATE CONSIDERED	·	АР	<u>12</u>	"LTCC MCM September/	s Lez Octo	ad to Ceram ber 1994, V	nic BG/ /ol. 3,	As," Advanced Pa No. 5, pp. 14-15	ackaging, I	HS Publi	shing Grou	p,
EXAMINER DATE CONSIDERED		AQ	<u>12</u>	Mak, Dr. W. Finite Eleme October 199	C. et ent M 94, p	: al., "Increa lodeling", Jo p. 33-41.	ased S ournal	OIC Power Dissip of Surface Mour	pation Capa nt Technolo	ability Thogy, Surf	rough Boa ace Mount	rd Design and International,
DATE CONCIDENCE		AR	<u>12</u>	Marrs, R.C. Advanced Pa 50, and 52.	and ( acka	Olachea, G. ging, IHS Pi	, "BGA ublishi	s For MCMs: Chang Group, Septe	anging Mai mber/Octo	rkets and ber 1994	1 Product F 1, Vol. 3, N	unctionality", o. 5, pp. 48,
EXAMINER: Initial if reference considered whether or not citation is in performance with MPER COO. Described the station is	EXAMINER								DA	TE CONS	IDERED	
	EYAMINER: Ir	aitial if refe		considered why	-thor	t citation	!= i= ac	· Common with BAE	CED 000 D-	· · · · · · · · · · · · · · · · · · ·		

?a	a	e	1	3 .	o	f	2	n

EXAMINER INITIAL  AA13 AB13 AC13 AD13 AF13 AG13 AH13 AI13  EXAMINER INITIAL  AJ13 AK13 AK13 AK13	DOC NUM	PTO-1449  CLOSURE STA	DAT	U.S.	F: De	PPLICANT han et al. ILING DATE scember 18, 2001 IT DOCUMENTS	GRO 281 CLASS		
EXAMINER INITIAL  AA13 AB13 AC13 AD13 AE13 AF13 AG13 AH13 AI13  EXAMINER INITIAL  AJ13 AK13	DOO	CUMENT	1	U.S.	PATEN	ILING DATE ecember 18, 2001	281	1	
INITIAL  AA13 AB13 AC13 AD13 AF13 AF13 AF13 AG13 AH13 AI13  EXAMINER INITIAL  AJ13 AK13	NUN		DAT		PATEN	ST DOCUMENTS	281	1	
INITIAL  AA13 AB13 AC13 AD13 AF13 AF13 AF13 AG13 AH13 AI13  EXAMINER INITIAL  AJ13 AK13	NUN		DAT				CLASS	SUB-	
INITIAL  AA13 AB13 AC13 AD13 AF13 AF13 AF13 AG13 AH13 AI13  EXAMINER INITIAL  AJ13 AK13	NUN		DAT	E	NAN	/E	CLASS	SUB-	
AB13 AC13 AD13 AE13 AF13 AG13 AH13 AI13 EXAMINER INITIAL AJ13 AK13					1			CLASS	FILING DATE
AC13 AD13 AE13 AF13 AG13 AH13 AI13  EXAMINER INITIAL  AJ13 AK13									
AD13 AE13 AF13 AG13 AH13 AI13 EXAMINER INITIAL AJ13 AK13									
AE13 AF13 AG13 AH13 AI13  EXAMINER INITIAL  AJ13 AK13									
AF13 AG13 AH13 AI13 EXAMINER INITIAL AJ13 AK13						•			
AG13 AH13 AI13  EXAMINER INITIAL  AJ13 AK13			1	<del></del>					
EXAMINER INITIAL AJ13  AK13			<u> </u>						
EXAMINER INITIAL AJ13 AK13			<u> </u>		+				
EXAMINER INITIAL AJ13			<del> </del>					_	
AJ13 AK13				FOREIO	N DAT	ENT DOOLUEENTO			
AJ13 AK13	1111			FOREIG	N PAT	ENT DOCUMENTS			γ
AK13	DOC	CUMENT NUME	BER	DATE		COUNTRY	CLASS	SUB- CLASS	TRANSLATION
									Yes No
AĻ13									Yes
									Yes
AM13									Yes
		OTHE	P /Inc	luding Au	ther Ti	l itle, Date, Pertinent P			No
		OTTLE	ix (inc	Juding Aut	iiior, ri	itie, Date, Pertinent P	ages, etc.)		· · · · · · · · · · · · · · · · · · ·
AN	<u>13</u>	Matthew, L. Packaging, 1	C. et IHS P	al., "Area ublishing	Array Group	Packaging: KGD in , July/August 1994	a Chip-Sized Pac , pp. 91-94.	ckage", Adv	anced
AO	<u>13</u>	Mawer, A. e Internationa 1994, San Jo	t al., al Cor ose, (	"Plastic B nference P California,	GA So Procee pp. 2	lder Joint Reliability dings, Surface Mou 39-251.	Considerations" nt International,	, Surface M August 28-:	ount September1,
АР	<u>13</u>	Mazzullo, T. Technology	and Maga	Schaertl, azine, Feb	L., "Ho ruary	ow IC Packages Affo 1995, Vol. 9, No. 2	ect PCB Design", pp. 114-116.	Surface Mo	ount
AQ	, 13	Mearig, J., ", and Producti 295-299.	An O	verview of onference	f Manu West	ufacturing BGA Tec '95, February 26-N	hnology", Nationa Iarch 2, 1995, Ar	al Electronic naheim, Cali	Packaging ifornia, pp.
AR	13	Mertol, A., "A Grid Array Pa Technology I	Applio ackac Part 1	cation of t ges", IEEE B: Advand	he Tag Trans ced Pa	guchi Method on th sactions on Compor ackaging, IEEE, Nov	e Robust Design ents, Packaging, ember 1995, Vol	of Molded : and Manuf . 18, No. 4,	225 Plastic Ball acturing pp. 734-743.
EXAMINER	L				·		15.75.55		
EXAMINER: Initial if refer							DATE CONS	IDERED	

	" FORM PTO-1449						ATTY. DOCKET NO. APPLICATION NO. 1875.1640000 10/020,207					
							PPLICANT han et al.	•				
<u>IN</u>	FORMATIC	JN DI	SCLOSURE STA	MeMe	NT	F	ILING DATE ecember 18, 2001		GROU 2811			
					U.S. P.		NT DOCUMENTS			****		
EXAMINER INITIAL			CUMENT MBER	DAT	E .	NAI	ME		CLASS	SUB- CLASS	FILING DATE	
	AA14											
	AB14	<del></del>	<del></del>									
	AC14			<u> </u>		<u> </u>					ļ	
<u> </u>	AD14		<del></del>	-						<del>-</del>		
	AE14 AF14	+				<u> </u>					<del></del>	
	AG14	+						<del></del>		-		
	AH14											
	Al14	1								<b></b>	-	
					FOREIGN	PAT	ENT DOCUMENTS				*	
EXAMINER INITIAL		DO	CUMENT NUM	BER	DATE		COUNTRÝ		CLASS	SUB- CLASS	TRANSLATION	
	AJ14	T							•		Yes No	
	AK14	1									Yes	
	AL14										No Yes	
······································	AM14					•					No	
	AIVI 14										Yes No	
			OTHE	R (Inc	cluding Auth	or, T	itle, Date, Pertinent Pa	iges, etc.)	· ·			
	AN	<u>14</u>	Mescher, P. Array Comp Internationa	and onen al, Au	Phelan, G., ts", Surface gust 28-Se	. "A I e Mc epten	Practical Comparisor ount International Co nber1, 1994, San Jo	of Surfa onference se, Califo	nce Mour e Proceed ornia, pp.	nt Assembly dings, Surfa . 164-168.	/ for Ball Grid ace Mount	
	AO	<u>14</u>	Mulgaonker Eleventh An IEEE, San Jo	, S. e nual ose, (	t al., "An A IEEE Semic CA, Februai	sses cond ry 7-	sment of the Therm luctor Thermal Meas 9, 1995,pp. 17-27.	al Perfor urement	mance o and Mai	f the PBGA nagement S	Family", Symposium,	
	АР	<u>14</u>	"New PBGA January/Feb	Push	es Technol y 1995, pag	logy ge 1:	to Outer Limits", Ad 1.	vanced F	ackaging	g, IHS Publ	ishing Group,	
	AQ	14	Olachea, G. Production (	, "Ma Spec	naging Hea ial Supplen	at: / nent	A Focus on Power IC ), Cahners Publishin	Packagi g Compa	ng", Elec ny, Nove	tronic Pack ember 1994	aging & I, pp. 26-28.	
	AR	<u>14</u>	"Pad Array I Company, M	mpro lay 1	oves Densit 992, pp. 25	y", E 5-26.	ilectronic Packaging	& Produ	ction, Ca	hners Publi	ishing	
EXAMINER			<u> </u>					DA	TE CONS	IDERED		
EYAMINED: 1-	itial if rofo	rence	considered who	ther c	r not citation	ic in	conformance with MPE	B 600 D	ou line the	rough citation	if not in	

							TTY. DOCKET NO. 875.1640000	<u> </u>	1	ICATION N	Page 15 of 20 IO.
. •	•	FORM	4 PTO-1449		•	A	PPLICANT		1 10/0	20,20,	
<u>IN</u>	IFORMATI	ON D	ISCLOSURE STA	TEMP	<u>ent</u>	<b></b>	han et al.		т		
							ILING DATE ecember 18, 2001		GROU 2811		
					U.S. F		NT DOCUMENTS				
EXAMINER INITIAL			OCUMENT UMBER	DAT	re	NAN	ME	Ci	LASS	SUB- CLASS	FILING DATE
	AA15					1				·	
	AB15	<u>;</u>									
	AC15					↓					
	AD15			<del></del>		┼—				<del> </del>	
	AE15					+					<del> </del>
	AF15 AG15					+-			· · · · · · · · · · · · · · · · · · ·	-	-
	AH15	<del></del>	<del></del>			+				<del> </del>	-
	Al15	-				<del>                                     </del>				+	
					FOREIGI	N PAT	ENT DOCUMENTS				
EXAMINER INITIAL		DC	OCUMENT NUMB	ER	DATE		COUNTRY	CI	_ASS	SUB- CLASS	TRANSLATION
	AJ15										Yes No
	AK15										Yes No
	AL15										Yes No
	AM15	;									Yes No
					<u> </u>		<u> </u>				<u> </u>
		Т	OTHER	₹ (Inc	cluding Autr	hor, T	itle, Date, Pertinent Pag	jes, etc.)			
·	AN	<u>15</u>	Partridge, J. Journal of St 15-20.	and Irfac	Viswanadł ce Mount T	ham, echn	P., "Organic Carrier F ology, Surface Mount	Requireme t Technolo	ents fo ogy Ass	r Flip Chip sociation, J	Assemblies", July 1994, pp.
	AO	<u>15</u>	Ramirez, C. a Array", Surfa August 28-Se	and ice 1 epte	Fauser, S., Mount Inter ember1, 19	, "Fat rnatic 94, S	igue Life Comparison onal Conference Proc an Jose, California, p	of The Poedings, Sp. 258-26	erimete Surface i6.	er and Full Mount In	Plastic Ball Grid ternational,
	AP	<u>15</u>	Rogren, P., " Production C	MCN onfe	M-L Built or erence Wes	n Ball st '94	l Grid Array Formats", , Anaheim, California,	, National , pp. 1277	Electro 7-1282	onic Packaç	ging and
	AQ	<u>15</u>	Rooks, S., "X International California, pp	(-Ray I, Pro ). 19	y Inspectio oceedings o 35-202.	n of both	Flip Chip Attach Using e Technical Program,	g Digital T , August 2	omosy 28-Sept	nthesis", Stember1, 1	Surface Mount 994, San Jose,
	AR	<u>15</u>	Rukavina, J., Symposium,	"Att Dall	tachment Nas, Texas,	Metho Marc	odologies: Ball Grid Al h 29-30, 1995, 37 pa	rray Tech iges.	nology	", Ball Grid	Array National
EXAMINER								DATE	CONS	IDERED	
FXAMINER: In	nitial if refe	erence	considered whet	her (	or not citation	n ie in	conformance with MPEP	SOO Draw	· line thr	cuch citation	- if not in
conformance a	nd not cor	nsidere	ed. Include copy of	of this	s form with n	ext cc	mmunication to Applican	1t.	/ 11116 011	Ough Grand	1 II HOU III

		Page 16 of 20
W 6	ATTY. DOCKET NO. 1875.1640000	APPLICATION NO. 10/020,207
FORM PTO-1449	APPLICANT Khan et al.	
INFORMATION DISCLOSURE STATEMENT	FILING DATE December 18, 2001	GROUP 2811

					U.S. P	ATEN	IT DOCUMENTS				
EXAMINER INITIAL	L DOCUMENT NUMBER		DAT	E	NAI	ΛE		CLASS	SUB- CLASS	FILING DATE	
	AA16										
	AB16										
	AC16										
	AD16					ļ					
	AE16					<u> </u>					
	AF16					ļ					
	AG16					_	· · · · · · · · · · · · · · · · · · ·				
	AH16					-					
	Al16			<u> </u>		<u> </u>					<u> </u>
EXAMPLE		1	· · · · · · · · · · · · · · · · · · ·		FOREIGI	PAT	ENT DOCUMENTS		T	<del></del>	T
EXAMINER INITIAL		DO	CUMENT NUMI	BER	DATE		COUNTRY		CLASS	SUB- CLASS	TRANSLATION
	AJ16										Yes No
	AK16										Yes No
	AL16										Yes No
	AM16										Yes No
	<u>.</u>		OTHE	P (In	cluding Aut	hor T	I ïtle, Date, Pertinent Pa	1005 0	tc )		, ,
	AN	<u>16</u>	Sack, T., "Ir 29-30, 1995	spec , pag	tion Techn ges 1-41.	nolog	y", Ball Grid Array Na	ational	l Symposiu	m, Dallas, 1	Texas, March
	AO	<u>16</u>	Sakaguchi, I	⊣., "E	3GA Mount	ingTe	echnology," pgs. 1-4	, date	and source	e unknown.	
	АР	<u>16</u>	Schmolze, C Packaging &	anc Prod	d Fraser, A. duction, Ja	., "SP nuar	ICE Modeling Helps / 1995, pp. 50-52.	Enhan	ice BGA Pe	rformance"	, Electronic
	AQ	<u>16</u>	Semiconduc document si	tor G ubmi	Group Packa	age (	Outlines Reference G	uide, <sup>-</sup>	Texas Instr	uments, 19	95, entire
	AR	<u>16</u>	Shimizu, J., Jose, Califor	"Plas nia, <i>i</i>	stic Ball Gri August 31-	d Arr Septe	ay Coplanrity", Surfa ember 2, 1993, pp. 8	ice Mo 36-91.	ount Interna	ational Con	ference, San
EXAMINER	I		•						DATE CONS	SIDERED	
EXAMINER: In conformance a	nitial if refe	rence	considered, whe	ether	or not citatio	n is in	conformance with MPE	P 609.	Draw line th	rough citation	if not in

46	" FORM PTO-1449						ATTY. DOCKET NO.   APPLICATION NO.   1875.1640000   10/020,207   APPLICANT					
IN	FORMATIO	ON DI	SCLOSURE STA	TEME	NT	<u> </u>	nan et al.		GROU	P		
							cember 18, 2001		2811			
=					U.S. 1	PATEN	T DOCUMENTS			<u> </u>	<del></del>	
EXAMINER INITIAL			DCUMENT JMBER	DAT	E	NAN	1E	С	LASS	SUB- CLASS	FILING DATE	
	AA17			ļ	· , · <del> </del>					<u> </u>		
	AB17		<del></del>							<u> </u>		
	AC17					4						
	AD17					-				<del>-</del>		
	AE17					┼					<del>- </del> -	
	AF17	-				-				<u> </u>		
	AG17 AH17		<del></del>			+						
	Al17	+				+				-		
·	1007	<u> </u>			FORFIG	N PAT	ENT DOCUMENTS	L		<u> </u>		
EXAMINER INITIAL		DC	OCUMENT NUME	BER	DATE		COUNTRY	С	LASS	SUB- CLASS	TRANSLATION	
	AJ17									CLASS	Yes No	
	AK17										Yes	
	AL17		<u> </u>								Yes	
	AM17	+	······································								Yes	
											No	
			OTHE	R (In	cluding Aut	hor, T	itle, Date, Pertinent P	ages, etc.)				
	AN	17	Sigliano, R., Advanced P	"Usi acka	ing BGA Pa ging, IHS	ackag Publis	es: An Appealing To hing Group, March,	echnology /April 1994	in a QF , pp. 30	P and Fine 6-39.	-Pitch Market",	
	AO	<u>17</u>	Sirois, L., "E Advanced P	Dispe acka	ensing for E ging, IHS	BGA: / Publis	Automated Liquid D hing Group, May/Ju	Dispensing i June 1995, <sub>I</sub>	in a Hig op. 38	gh-Density and 41.	Environment",	
	AP	<u>17</u>	Solberg, V., Surface Fini Texas, Marc	"Into sh oo sh 29	erconnecti n SMT Ass 9-30, 1995	on Sti embly , 10 p	ructure Preparation Process Yield", Ba ages.	: Impact o	of Mate y Natio	rial Handlir nal Sympo	ng and PCB sium, Dallas	
	AQ	<u>17</u>	"Survival of unknown.	the	Fittest", Ad	dvanc	ed Packaging, IHS	Publishing	Group,	March/Apr	il 1995, page	
	AR	<u>17</u>	Tuck, J., "BGA Technology 24, 26, and 28.				ches Out", Circuits	Assembly,	Februa	ry 1995, V	ol. 6, No. 2, pp.	
EXAMINER			<u> </u>					DAT	E CONS	SIDERED		
EXAMINED: 1	nitial if safe	renac	considered whe	other.	or not oltatio	n io :-	conformance with MPI	ED 600 D:-	u line 41-	raugh altair	n if not i-	
conformance a	ind not coi	nsider	ed. Include copy	of thi	is form with	next co	mmunication to Applic	ant.	** ***********	Jugii Gilailo	a a not III	

::ODMAWHODMA\SKGF\_DC1;39359;1

		Page 18 of 20
	ATTY. DOCKET NO. 1875.1640000	APPLICATION NO. 10/020,207
FORM PTO-1449  INFORMATION DISCLOSURE STATEMENT	APPLICANT Khan et al.	
INFORMATION DISCHOSURE STATEMENT	FILING DATE December 18, 2001	GROUP 2811

EXAMINER		T		T	0.0.1		T DOCUMENTS		1	1
INITIAL			UMENT IBER	DAT	Έ	NAN	1E	CLASS	SUB- CLASS	FILING DATE
	AA18									
	AB18	<u> </u>				<u> </u>				
	AC18					<u> </u>				
	AD18	<u> </u>		_						
·	AE18	<b></b>								
	AF18	ļ				-			<u> </u>	
	AG18	ļ		-		-				
	AH18	-				<del> </del>				
	Al18				FORFIO		ENT DOOUNENTO			
EXAMINER	1	T -			FOREIGI	NPAI	ENT DOCUMENTS		T	1
NITIAL		DOC	UMENT NU	/BER	DATE		COUNTRY	CLASS	SUB- CLASS	TRANSLATIO
	AJ18									`
	AK18									`
	AL18									,
	AM18									
	AM18									
	AM18	18	"Tutorial a	nd Sh	ort Course	s", 45	itle, Date, Pertinent Pag th Electronic Compo EEE, 6 pages.	<del></del>	ology Confe	rence, May 21
		<u>18</u>	"Tutorial a 24, 1995,	nd Sh Las Ve	ort Course egas, Neva	es", 45 ida, IE	ith Electronic Compo	nents & Techno		rence, May 2
	AN		"Tutorial a 24, 1995, Vardaman National E Companie:	, E. J. lectrors, Anal	ort Course egas, Neva and Crowl nic Packagi heim, CA,	es", 45 ida, IE ey, R ing ar Febru	th Electronic Compo EEE, 6 pages.	nents & Technods In Ball Grid Aence West '96, 699-701.	Array Develo Reed Exhib	rence, May 2: opments", ition
	AN	<u>18</u>	"Tutorial a 24, 1995, Vardaman National E Companies Walshak, I Electronic Anaheim,	, E. J. lectrors, Anal D. and Califor	and Crowlnic Packagi heim, CA, Hashemi, ging and P	ey, R. ing ar Febru H., "	ith Electronic Compo EEE, 6 pages.  T., "Worldwide Trend Production Conferdary 25-29, 1996, pp.	nents & Technods  ds In Ball Grid A ence West '96, 699-701.  a Multichip BGA st '94, Reed Exh 1266-1276.	Array Develo Reed Exhib A Package", iibition Corr	opments", ition
	AN AO	<u>18</u>	"Tutorial a 24, 1995,  Vardaman National E Companie:  Walshak, I Electronic Anaheim,  Walshak, I Ceramic a Internation	, E. J. lectrors, Anal Packac Califor	and Crowlaic Packagi heim, CA, Hashemi, ging and P nia, Februs Hashemi, be BGAs", Sigust 28-Se	ey, Ring ar Febru H., "Foroductions ary 2."	ith Electronic Compo EEE, 6 pages.  T., "Worldwide Trend Production Conferdary 25-29, 1996, pp. Thermal Modeling of the Conference West-March 4, 1994, pp.	ds In Ball Grid Aence West '96, 699-701.  a Multichip BGAst '94, Reed Ext 1266-1276.  Trent and Future al Conference Pe, California, pp	Array Development of the Communication Commu	ppments", ition  National panies,  For Plastic, Surface Mou

			$\langle \rangle$			Page 19 of					
(en)	ф 1	FORM	PTO-1449		-	18	TTY. DOCKET NO. 75.1640000			ICATION NO	
TNI	ODMATICA	N-DT	SCLOSURE STA	PEME	MT		an et al.				
INE	ORMATIO	N DI	SCHOSURE SIZ	TEPE			LING DATE cember 18, 2001		GROUI 2811	P	
					U.S. P	ATEN	T DOCUMENTS				
EXAMINER INITIAL			CUMENT MBER	DAT	E	NAM	iE	CL	ASS	SUB- CLASS	FILING DATE
	AA19	-		ļ		ļ					ļ
	AB19	_			<del></del>	ļ				<u> </u>	<u> </u>
	AC19	↓									
	AD19	1		ļ							
	AE19					_					
	AF19	<del> </del>								<u> </u>	<u> </u>
	AG19	—		ļ		ļ				1	<del> </del> -
	AH19					Ļ			·····	ļ	
	Al19			<u></u>	• • • • • • • • • • • • • • • • • • • •						<u></u>
		1			FOREIGN	V PAT	ENT DOCUMENTS				
EXAMINER INITIAL		DO	CUMENT NUM	BER	DATE	· · · · · · · · · · · · · · · · · ·	COUNTRY	CL	ASS	SUB- CLASS	TRANSLATION
	AJ19										Yes
	AK19										Yes No
	AL19										Yes No
	AM19										Yes
		<u> </u>								<u> </u>	No
· · · · · · · · · · · · · · · · · · ·	T I		OTHE	R (Inc	cluding Aut	hor, T	itle, Date, Pertinent Pa	ages, etc.)			
	AN	<u>19</u>	Yip, W.Y., " Production Anaheim, C	Packa Confe alifor	age Charac erence Wes nia, pp. 15	teriza st '95 30-1!	ation of a 313 Pin Bo , Reed Exhibition Co 541.	GA", Natior ompanies, f	al Elec ebrua	ctronic Pac ry 26-Marc	kaging and h 2, 1995,
	AO	<u>19</u>	Zamborsky, 2, pp. 60, 6	E., " 2-64.	BGAs in th	e Ass	embly Process", Cir	cuits Assen	nbly, F	ebruary 19	95, Vol. 6, No.
	AP	<u>19</u>	Zimerman, Internation 1994, San I	M., "I al Cor ose,	High Perfor nference P California,	rman rocee pp. 1	ce BGA Molded Pack dings, Surface Mou 75-180.	kages for M nt Internati	CM Ap onal, A	plication", lugust 28-	Surface Mount September1,
	AQ	<u>19</u>	Zweig, G., ' (Special Su	BGAs oplem	s: Inspect nent), Cahr	the P ners F	rocess, Not the Pro Publishing Company	duct", Elect , August 19	ronic I 194 (St	Packaging upplement)	& Production , p. 41.
	AR	<u>19</u>	(Spečíal Supplement), Cah Houghten, J.L., "Plastic Ba 1995, pp. 141-146.				Arrays Continue To	Evolve", E	lectror	nic Design,	February 6,

**EXAMINER**: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

DATE CONSIDERED

**EXAMINER** 

<del></del>										F	Page 20 of 20
	_						TY. DOCKET NO. 75.1640000			CATION NO	).
			PTO-1449				PLICANT an et al.				
INFO	RMATION	1 DI	SCLOSURE STA	WEME	<u>NT</u>	FI	LING DATE		GROUP 2811	,	
					U.S. P	ATEN	T DOCUMENTS				
EXAMINER INITIAL			CUMENT IMBER	DAT	,	NAM		CL	ASS	SUB- CLASS	FILING DATE
	AA20										
	AB20										
	AC20										
	AD20										
	AE20										
	AF20										
	AG20	T									
	AH20									·	
	Al20										
					FOREIGN	PATI	ENT DOCUMENTS				
EXAMINER INITIAL		DO	CUMENT NUMI	BER	DATE		COUNTRY	CL	ASS	SUB- CLASS	TRANSLATION
	AJ20										Yes No
	AK20										Yes No
	AL20										Yes No
	AM20	<u> </u>						$\top$			Yes No
		<u> </u>	OTHE	R (In	cluding Auth	or T	tle, Date, Pertinent Pages,	etc )	·	L	140
			T	.17 (1110	nuumy Aum	101, 11	ide, Date, Perunent Pages,	etc.j			
	AN	<u>20</u>	Marrs, R. et Package", 1 September 2	al., " 995 I 24-27	Recent Tec nternationa ', 1995, pp.	:hnole al Ele . 565	ogy Breakthroughs Achie ctronics Packaging Confe -576.	eved w erence	ith the , San C	New <i>Supe</i> iego, Calif	e/BGA® ornia,
	AO	<u>20</u>	Hayden, T.F Enhanced B	et a GAs",	I., "Therma Electronic	al & E Com	Electrical Performance ar ponents and Technology	id Reli Confe	ability I	Results for IEEE,1999	Cavity-Up 9, pp. 638-644.
	АР	<u>20</u>	Thompson, Internationa	T., "R Il Élec	teliability Astronics Ma	ssess nufac	ment of a Thin (Flex) Bo cturing Technology Symp	SA Usii oosium	ng a Po , IEEE,	lyimide Ta 1999, pp.	pe Substrate", 207-213.
	AQ į	<u>20</u>						•			
	AR	<u>20</u>									
EXAMINER			<u> </u>					DATE	CONSI	DERED	
EXAMINER: Init	ial if refer	ence	considered, who	ether of	or not citation	is in	conformance with MPEP 609	. Draw	line thre	ough citation	if not in